About the Execution of LoLA for LamportFastMutEx-PT-5
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5481.731 | 3600000.00 | 359061.00 | 10410.60 | ??????F?TF?????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800282.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800282
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 18K Apr 13 07:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 121K Apr 13 07:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Apr 13 07:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 127K Apr 13 07:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.7K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 36K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 07:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 13 07:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 51K Apr 13 07:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 276K Apr 13 07:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.7K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 157K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-5-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717054002167
FORMULA LamportFastMutEx-PT-5-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 58 transitions removed,37 places removed
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/FNDP) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/EQUN) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for LamportFastMutEx-PT-5-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 LamportFastMutEx-PT-5-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 62 (type CNST) for 61 LamportFastMutEx-PT-5-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 62 (type CNST) for LamportFastMutEx-PT-5-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for LamportFastMutEx-PT-5-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/FNDP) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 51 LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 LamportFastMutEx-PT-5-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2429
[[35mlola[0m][I] fired transitions : 3145
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 LamportFastMutEx-PT-5-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 83
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 LamportFastMutEx-PT-5-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type FNDP) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 51 LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type FNDP) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 42 LamportFastMutEx-PT-5-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for LamportFastMutEx-PT-5-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/299 5/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 1136679 m, 227335 m/sec, 4966446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/299 10/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 2194836 m, 211631 m/sec, 9948781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/299 14/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 3206477 m, 202328 m/sec, 14861231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/299 18/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 4186958 m, 196096 m/sec, 19752917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 25/299 22/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 5141006 m, 190809 m/sec, 24645677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 30/299 26/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 6074596 m, 186718 m/sec, 29543322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 35/299 30/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 6990311 m, 183143 m/sec, 34438197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 40/299 34/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 7892906 m, 180519 m/sec, 39287491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 45/299 38/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 8782769 m, 177972 m/sec, 44149285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 50/299 41/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 9663979 m, 176242 m/sec, 49069879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 55/299 45/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 10538273 m, 174858 m/sec, 53959994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 60/299 48/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 11406564 m, 173658 m/sec, 58857938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 65/299 52/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 12262778 m, 171242 m/sec, 63706951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 70/299 56/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 13110643 m, 169573 m/sec, 68617452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 75/299 59/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 13953436 m, 168558 m/sec, 73501701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 80/299 63/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 14786243 m, 166561 m/sec, 78383226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 85/299 66/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 15612928 m, 165337 m/sec, 83276745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 90/299 69/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 16428040 m, 163022 m/sec, 88189584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 95/299 73/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 17238825 m, 162157 m/sec, 93037530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 100/299 76/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 18046656 m, 161566 m/sec, 97904615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 105/299 79/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 18850322 m, 160733 m/sec, 102806499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 110/299 83/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 19643427 m, 158621 m/sec, 107720950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 115/299 86/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 20432799 m, 157874 m/sec, 112611524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 120/299 89/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 21225774 m, 158595 m/sec, 117537117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 125/299 93/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 22006764 m, 156198 m/sec, 122405994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 130/299 96/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 22786836 m, 156014 m/sec, 127337833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 135/299 99/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 23559435 m, 154519 m/sec, 132169670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 140/299 102/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 24322680 m, 152649 m/sec, 137061318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 145/299 105/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 25089740 m, 153412 m/sec, 141962658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 150/299 109/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 25845259 m, 151103 m/sec, 146840813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 155/299 112/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 26601633 m, 151274 m/sec, 151719849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 160/299 115/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 27352369 m, 150147 m/sec, 156639230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 165/299 118/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 28097666 m, 149059 m/sec, 161545165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 170/299 121/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 28841796 m, 148826 m/sec, 166431033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 175/299 124/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 29581713 m, 147983 m/sec, 171342081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 180/299 127/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 30314058 m, 146469 m/sec, 176206231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 185/299 130/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 31045784 m, 146345 m/sec, 181090767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 190/299 133/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 31776614 m, 146166 m/sec, 185965846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 195/299 136/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 32498560 m, 144389 m/sec, 190860692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 200/299 139/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 33222853 m, 144858 m/sec, 195755342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 205/299 142/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 33937093 m, 142848 m/sec, 200622873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 210/299 145/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 34654731 m, 143527 m/sec, 205519368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 215/299 148/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 35372460 m, 143545 m/sec, 210491449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 220/299 151/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 36085829 m, 142673 m/sec, 215400084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 225/299 154/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 36797128 m, 142259 m/sec, 220316270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 230/299 157/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 37509735 m, 142521 m/sec, 225203846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 235/299 160/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 38208033 m, 139659 m/sec, 230103212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 240/299 163/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 38905703 m, 139534 m/sec, 235003635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 245/299 166/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 39608003 m, 140460 m/sec, 239944344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 250/299 169/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 40303265 m, 139052 m/sec, 244892811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 255/299 171/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 40995776 m, 138502 m/sec, 249823681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 260/299 174/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 41685557 m, 137956 m/sec, 254719896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 265/299 177/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 42377531 m, 138394 m/sec, 259619097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 270/299 180/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 43062396 m, 136973 m/sec, 264542473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 275/299 183/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 43742897 m, 136100 m/sec, 269456511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 280/299 186/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 44422274 m, 135875 m/sec, 274372358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 285/299 189/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 45102079 m, 135961 m/sec, 279263488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 290/299 191/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 45776252 m, 134834 m/sec, 284155149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 295/299 194/2000 LamportFastMutEx-PT-5-CTLFireability-2024-04 46444985 m, 133746 m/sec, 289092280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LamportFastMutEx-PT-5-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 LamportFastMutEx-PT-5-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 3297 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 LamportFastMutEx-PT-5-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 LamportFastMutEx-PT-5-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 5/365 5/2000 LamportFastMutEx-PT-5-CTLFireability-2024-07 1110115 m, 222023 m/sec, 6092802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 10/365 9/2000 LamportFastMutEx-PT-5-CTLFireability-2024-07 2174500 m, 212877 m/sec, 12192734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 15/365 14/2000 LamportFastMutEx-PT-5-CTLFireability-2024-07 3266218 m, 218343 m/sec, 18191275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ 0 1 0 0 8 0 0 3
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-10: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 20/365 18/2000 LamportFastMutEx-PT-5-CTLFireability-2024-07 4309359 m, 208628 m/sec, 24185865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5035071
[[35mlola[0m][I] fired transitions : 28450929
[[35mlola[0m][I] time used : 23
[[35mlola[0m][I] memory pages used : 21
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 LamportFastMutEx-PT-5-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8421
[[35mlola[0m][I] fired transitions : 23609
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 LamportFastMutEx-PT-5-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 467 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 182
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-5-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 544 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 87
[[35mlola[0m][I] fired transitions : 282
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 42 LamportFastMutEx-PT-5-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 653 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 121
[[35mlola[0m][I] fired transitions : 121
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 51 LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 817 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-5-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 1089 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 6 LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1634 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 LamportFastMutEx-PT-5-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for LamportFastMutEx-PT-5-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-00: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-13: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-CTLFireability-2024-15: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800282"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-5.tgz
mv LamportFastMutEx-PT-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;