About the Execution of LoLA for LamportFastMutEx-COL-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.275 | 1500471.00 | 1505680.00 | 3571.50 | ??TFF??????F?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613700244.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-COL-7, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613700244
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.5K Apr 13 07:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Apr 13 07:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 13 07:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 13 07:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 07:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Apr 13 07:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Apr 13 07:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 13 07:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 43K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-00
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-01
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-02
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-03
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-04
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-05
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-06
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-07
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-08
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-09
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-10
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-11
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-12
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-13
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-14
FORMULA_NAME LamportFastMutEx-COL-7-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717052064175
FORMULA LamportFastMutEx-COL-7-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-7-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-7-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-7-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-7-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-COL-7-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717053564646
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Places: 264, Transitions: 536
[[35mlola[0m][I] Rule S: 74 transitions removed,45 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-COL-7-LTLFireability-02
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LamportFastMutEx-COL-7-LTLFireability-11
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 LamportFastMutEx-COL-7-LTLFireability-13
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 39
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-COL-7-LTLFireability-03
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 LamportFastMutEx-COL-7-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 LamportFastMutEx-COL-7-LTLFireability-10
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 06:54:24] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 12 LamportFastMutEx-COL-7-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 12 LamportFastMutEx-COL-7-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for LamportFastMutEx-COL-7-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for LamportFastMutEx-COL-7-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for LamportFastMutEx-COL-7-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/360 4/2000 LamportFastMutEx-COL-7-LTLFireability-10 542137 m, 108427 m/sec, 3741252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/360 7/2000 LamportFastMutEx-COL-7-LTLFireability-10 944725 m, 80517 m/sec, 8172286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 15/360 9/2000 LamportFastMutEx-COL-7-LTLFireability-10 1323357 m, 75726 m/sec, 12598044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 20/360 11/2000 LamportFastMutEx-COL-7-LTLFireability-10 1670974 m, 69523 m/sec, 17011393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 25/360 14/2000 LamportFastMutEx-COL-7-LTLFireability-10 2039979 m, 73801 m/sec, 21416590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 30/360 16/2000 LamportFastMutEx-COL-7-LTLFireability-10 2381897 m, 68383 m/sec, 25810839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 35/360 18/2000 LamportFastMutEx-COL-7-LTLFireability-10 2721580 m, 67936 m/sec, 30201683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 40/360 20/2000 LamportFastMutEx-COL-7-LTLFireability-10 3032784 m, 62240 m/sec, 34565326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 45/360 22/2000 LamportFastMutEx-COL-7-LTLFireability-10 3396065 m, 72656 m/sec, 38938804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 50/360 25/2000 LamportFastMutEx-COL-7-LTLFireability-10 3733411 m, 67469 m/sec, 43271188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 55/360 27/2000 LamportFastMutEx-COL-7-LTLFireability-10 4073043 m, 67926 m/sec, 47661712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 60/360 29/2000 LamportFastMutEx-COL-7-LTLFireability-10 4384905 m, 62372 m/sec, 52035285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 65/360 31/2000 LamportFastMutEx-COL-7-LTLFireability-10 4720497 m, 67118 m/sec, 56422883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 70/360 33/2000 LamportFastMutEx-COL-7-LTLFireability-10 5033331 m, 62566 m/sec, 60785621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 75/360 35/2000 LamportFastMutEx-COL-7-LTLFireability-10 5339067 m, 61147 m/sec, 65115133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 80/360 37/2000 LamportFastMutEx-COL-7-LTLFireability-10 5624417 m, 57070 m/sec, 69410486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 85/360 39/2000 LamportFastMutEx-COL-7-LTLFireability-10 5956599 m, 66436 m/sec, 73780610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 90/360 41/2000 LamportFastMutEx-COL-7-LTLFireability-10 6322771 m, 73234 m/sec, 78171761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 95/360 44/2000 LamportFastMutEx-COL-7-LTLFireability-10 6662864 m, 68018 m/sec, 82567905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 100/360 46/2000 LamportFastMutEx-COL-7-LTLFireability-10 6991131 m, 65653 m/sec, 86952011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 105/360 48/2000 LamportFastMutEx-COL-7-LTLFireability-10 7305157 m, 62805 m/sec, 91329104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 110/360 50/2000 LamportFastMutEx-COL-7-LTLFireability-10 7634139 m, 65796 m/sec, 95687954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 115/360 52/2000 LamportFastMutEx-COL-7-LTLFireability-10 7938117 m, 60795 m/sec, 100034974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 120/360 54/2000 LamportFastMutEx-COL-7-LTLFireability-10 8238305 m, 60037 m/sec, 104374897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 125/360 56/2000 LamportFastMutEx-COL-7-LTLFireability-10 8522032 m, 56745 m/sec, 108708216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 130/360 58/2000 LamportFastMutEx-COL-7-LTLFireability-10 8850645 m, 65722 m/sec, 113064575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 135/360 60/2000 LamportFastMutEx-COL-7-LTLFireability-10 9163245 m, 62520 m/sec, 117429703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 140/360 62/2000 LamportFastMutEx-COL-7-LTLFireability-10 9473239 m, 61998 m/sec, 121810715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 145/360 64/2000 LamportFastMutEx-COL-7-LTLFireability-10 9762333 m, 57818 m/sec, 126165008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 150/360 65/2000 LamportFastMutEx-COL-7-LTLFireability-10 10056084 m, 58750 m/sec, 130535923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 155/360 67/2000 LamportFastMutEx-COL-7-LTLFireability-10 10353043 m, 59391 m/sec, 134893869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 160/360 69/2000 LamportFastMutEx-COL-7-LTLFireability-10 10628817 m, 55154 m/sec, 139230039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 165/360 71/2000 LamportFastMutEx-COL-7-LTLFireability-10 10908015 m, 55839 m/sec, 143567700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 170/360 73/2000 LamportFastMutEx-COL-7-LTLFireability-10 11169225 m, 52242 m/sec, 147857543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 175/360 75/2000 LamportFastMutEx-COL-7-LTLFireability-10 11492925 m, 64740 m/sec, 152155835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 180/360 77/2000 LamportFastMutEx-COL-7-LTLFireability-10 11848325 m, 71080 m/sec, 156492198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 185/360 79/2000 LamportFastMutEx-COL-7-LTLFireability-10 12186460 m, 67627 m/sec, 160861267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 190/360 81/2000 LamportFastMutEx-COL-7-LTLFireability-10 12508695 m, 64447 m/sec, 165193916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 195/360 83/2000 LamportFastMutEx-COL-7-LTLFireability-10 12826143 m, 63489 m/sec, 169557265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 200/360 85/2000 LamportFastMutEx-COL-7-LTLFireability-10 13153973 m, 65566 m/sec, 173935443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 205/360 87/2000 LamportFastMutEx-COL-7-LTLFireability-10 13459295 m, 61064 m/sec, 178302006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 210/360 89/2000 LamportFastMutEx-COL-7-LTLFireability-10 13760751 m, 60291 m/sec, 182668488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 215/360 91/2000 LamportFastMutEx-COL-7-LTLFireability-10 14038955 m, 55640 m/sec, 187007287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 220/360 93/2000 LamportFastMutEx-COL-7-LTLFireability-10 14371389 m, 66486 m/sec, 191350523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 225/360 95/2000 LamportFastMutEx-COL-7-LTLFireability-10 14682114 m, 62145 m/sec, 195694704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 230/360 97/2000 LamportFastMutEx-COL-7-LTLFireability-10 14988268 m, 61230 m/sec, 200041429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 235/360 99/2000 LamportFastMutEx-COL-7-LTLFireability-10 15275861 m, 57518 m/sec, 204361328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 240/360 101/2000 LamportFastMutEx-COL-7-LTLFireability-10 15567347 m, 58297 m/sec, 208695592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 245/360 103/2000 LamportFastMutEx-COL-7-LTLFireability-10 15862321 m, 58994 m/sec, 213024441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 250/360 105/2000 LamportFastMutEx-COL-7-LTLFireability-10 16136549 m, 54845 m/sec, 217331311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 255/360 106/2000 LamportFastMutEx-COL-7-LTLFireability-10 16411630 m, 55016 m/sec, 221646565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 260/360 108/2000 LamportFastMutEx-COL-7-LTLFireability-10 16672493 m, 52172 m/sec, 225932739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 265/360 110/2000 LamportFastMutEx-COL-7-LTLFireability-10 16989223 m, 63346 m/sec, 230263450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 270/360 112/2000 LamportFastMutEx-COL-7-LTLFireability-10 17314007 m, 64956 m/sec, 234627666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 275/360 114/2000 LamportFastMutEx-COL-7-LTLFireability-10 17620834 m, 61365 m/sec, 238998987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 280/360 116/2000 LamportFastMutEx-COL-7-LTLFireability-10 17920399 m, 59913 m/sec, 243355318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 285/360 118/2000 LamportFastMutEx-COL-7-LTLFireability-10 18194677 m, 54855 m/sec, 247692547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 290/360 120/2000 LamportFastMutEx-COL-7-LTLFireability-10 18504043 m, 61873 m/sec, 252046491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 295/360 122/2000 LamportFastMutEx-COL-7-LTLFireability-10 18787678 m, 56727 m/sec, 256360825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 300/360 124/2000 LamportFastMutEx-COL-7-LTLFireability-10 19067569 m, 55978 m/sec, 260688070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 305/360 125/2000 LamportFastMutEx-COL-7-LTLFireability-10 19335445 m, 53575 m/sec, 264993151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 310/360 127/2000 LamportFastMutEx-COL-7-LTLFireability-10 19591715 m, 51254 m/sec, 269271543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 315/360 129/2000 LamportFastMutEx-COL-7-LTLFireability-10 19890787 m, 59814 m/sec, 273601858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 320/360 131/2000 LamportFastMutEx-COL-7-LTLFireability-10 20177083 m, 57259 m/sec, 277941667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 325/360 132/2000 LamportFastMutEx-COL-7-LTLFireability-10 20459033 m, 56390 m/sec, 282280493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 330/360 134/2000 LamportFastMutEx-COL-7-LTLFireability-10 20723585 m, 52910 m/sec, 286596085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 335/360 136/2000 LamportFastMutEx-COL-7-LTLFireability-10 20984553 m, 52193 m/sec, 290904197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 340/360 138/2000 LamportFastMutEx-COL-7-LTLFireability-10 21257837 m, 54656 m/sec, 295233456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 345/360 139/2000 LamportFastMutEx-COL-7-LTLFireability-10 21517749 m, 51982 m/sec, 299534004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 350/360 141/2000 LamportFastMutEx-COL-7-LTLFireability-10 21775151 m, 51480 m/sec, 303835193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 355/360 143/2000 LamportFastMutEx-COL-7-LTLFireability-10 22021629 m, 49295 m/sec, 308115530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 360/360 144/2000 LamportFastMutEx-COL-7-LTLFireability-10 22250257 m, 45725 m/sec, 312369028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 LamportFastMutEx-COL-7-LTLFireability-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 LamportFastMutEx-COL-7-LTLFireability-10
[[35mlola[0m][I] time limit : 3235 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/359 4/5 LamportFastMutEx-COL-7-LTLFireability-10 574259 m, -4335199 m/sec, 4038624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 LamportFastMutEx-COL-7-LTLFireability-09
[[35mlola[0m][I] time limit : 403 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LamportFastMutEx-COL-7-LTLFireability-07
[[35mlola[0m][I] time limit : 460 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 87
[[35mlola[0m][I] fired transitions : 95
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LamportFastMutEx-COL-7-LTLFireability-05
[[35mlola[0m][I] time limit : 537 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/537 7/2000 LamportFastMutEx-COL-7-LTLFireability-05 812825 m, 162565 m/sec, 4086642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/537 12/2000 LamportFastMutEx-COL-7-LTLFireability-05 1557916 m, 149018 m/sec, 8165626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/537 18/2000 LamportFastMutEx-COL-7-LTLFireability-05 2251268 m, 138670 m/sec, 12229054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/537 23/2000 LamportFastMutEx-COL-7-LTLFireability-05 2979588 m, 145664 m/sec, 16282696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/537 28/2000 LamportFastMutEx-COL-7-LTLFireability-05 3660264 m, 136135 m/sec, 20335759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/537 33/2000 LamportFastMutEx-COL-7-LTLFireability-05 4298553 m, 127657 m/sec, 24387469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/537 39/2000 LamportFastMutEx-COL-7-LTLFireability-05 5013879 m, 143065 m/sec, 28424494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/537 44/2000 LamportFastMutEx-COL-7-LTLFireability-05 5698658 m, 136955 m/sec, 32471172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/537 49/2000 LamportFastMutEx-COL-7-LTLFireability-05 6349656 m, 130199 m/sec, 36502527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/537 54/2000 LamportFastMutEx-COL-7-LTLFireability-05 7004330 m, 130934 m/sec, 40538288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/537 59/2000 LamportFastMutEx-COL-7-LTLFireability-05 7635932 m, 126320 m/sec, 44574773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/537 64/2000 LamportFastMutEx-COL-7-LTLFireability-05 8256337 m, 124081 m/sec, 48602799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/537 68/2000 LamportFastMutEx-COL-7-LTLFireability-05 8852310 m, 119194 m/sec, 52621827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/537 74/2000 LamportFastMutEx-COL-7-LTLFireability-05 9575882 m, 144714 m/sec, 56656469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/537 79/2000 LamportFastMutEx-COL-7-LTLFireability-05 10255344 m, 135892 m/sec, 60702163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/537 84/2000 LamportFastMutEx-COL-7-LTLFireability-05 10891172 m, 127165 m/sec, 64739645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/537 89/2000 LamportFastMutEx-COL-7-LTLFireability-05 11551700 m, 132105 m/sec, 68763551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/537 94/2000 LamportFastMutEx-COL-7-LTLFireability-05 12183200 m, 126300 m/sec, 72793959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/537 98/2000 LamportFastMutEx-COL-7-LTLFireability-05 12797317 m, 122823 m/sec, 76823554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/537 103/2000 LamportFastMutEx-COL-7-LTLFireability-05 13409427 m, 122422 m/sec, 80850094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/537 108/2000 LamportFastMutEx-COL-7-LTLFireability-05 14059908 m, 130096 m/sec, 84888710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/537 113/2000 LamportFastMutEx-COL-7-LTLFireability-05 14682782 m, 124574 m/sec, 88926864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/537 117/2000 LamportFastMutEx-COL-7-LTLFireability-05 15270620 m, 117567 m/sec, 92945334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/537 122/2000 LamportFastMutEx-COL-7-LTLFireability-05 15881005 m, 122077 m/sec, 96968269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/537 126/2000 LamportFastMutEx-COL-7-LTLFireability-05 16459578 m, 115714 m/sec, 100994137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/537 131/2000 LamportFastMutEx-COL-7-LTLFireability-05 17039152 m, 115914 m/sec, 105019243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/537 135/2000 LamportFastMutEx-COL-7-LTLFireability-05 17575205 m, 107210 m/sec, 109032739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/537 140/2000 LamportFastMutEx-COL-7-LTLFireability-05 18310078 m, 146974 m/sec, 113047887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/537 146/2000 LamportFastMutEx-COL-7-LTLFireability-05 18981960 m, 134376 m/sec, 117052058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/537 150/2000 LamportFastMutEx-COL-7-LTLFireability-05 19616359 m, 126879 m/sec, 121034588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/537 155/2000 LamportFastMutEx-COL-7-LTLFireability-05 20264668 m, 129661 m/sec, 125007202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/537 160/2000 LamportFastMutEx-COL-7-LTLFireability-05 20881593 m, 123385 m/sec, 128983977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/537 165/2000 LamportFastMutEx-COL-7-LTLFireability-05 21499919 m, 123665 m/sec, 132968472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/537 169/2000 LamportFastMutEx-COL-7-LTLFireability-05 22090772 m, 118170 m/sec, 136946024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/537 174/2000 LamportFastMutEx-COL-7-LTLFireability-05 22745167 m, 130879 m/sec, 140940032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/537 179/2000 LamportFastMutEx-COL-7-LTLFireability-05 23362280 m, 123422 m/sec, 144929110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/537 184/2000 LamportFastMutEx-COL-7-LTLFireability-05 23951553 m, 117854 m/sec, 148896526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/537 188/2000 LamportFastMutEx-COL-7-LTLFireability-05 24551357 m, 119960 m/sec, 152880172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/537 193/2000 LamportFastMutEx-COL-7-LTLFireability-05 25133897 m, 116508 m/sec, 156859542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/537 197/2000 LamportFastMutEx-COL-7-LTLFireability-05 25704811 m, 114182 m/sec, 160835477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/537 201/2000 LamportFastMutEx-COL-7-LTLFireability-05 26245608 m, 108159 m/sec, 164807229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/537 206/2000 LamportFastMutEx-COL-7-LTLFireability-05 26878287 m, 126535 m/sec, 168793853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/537 211/2000 LamportFastMutEx-COL-7-LTLFireability-05 27502385 m, 124819 m/sec, 172786849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/537 215/2000 LamportFastMutEx-COL-7-LTLFireability-05 28118145 m, 123152 m/sec, 176784655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/537 220/2000 LamportFastMutEx-COL-7-LTLFireability-05 28701868 m, 116744 m/sec, 180770784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/537 225/2000 LamportFastMutEx-COL-7-LTLFireability-05 29307795 m, 121185 m/sec, 184767013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/537 229/2000 LamportFastMutEx-COL-7-LTLFireability-05 29882494 m, 114939 m/sec, 188762182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/537 233/2000 LamportFastMutEx-COL-7-LTLFireability-05 30439914 m, 111484 m/sec, 192755521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/537 238/2000 LamportFastMutEx-COL-7-LTLFireability-05 31008319 m, 113681 m/sec, 196747813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/537 242/2000 LamportFastMutEx-COL-7-LTLFireability-05 31606635 m, 119663 m/sec, 200756986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/537 247/2000 LamportFastMutEx-COL-7-LTLFireability-05 32182663 m, 115205 m/sec, 204758786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/537 251/2000 LamportFastMutEx-COL-7-LTLFireability-05 32733072 m, 110081 m/sec, 208750153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/537 255/2000 LamportFastMutEx-COL-7-LTLFireability-05 33291589 m, 111703 m/sec, 212748770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/537 259/2000 LamportFastMutEx-COL-7-LTLFireability-05 33841738 m, 110029 m/sec, 216744136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/537 263/2000 LamportFastMutEx-COL-7-LTLFireability-05 34375991 m, 106850 m/sec, 220721584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/537 267/2000 LamportFastMutEx-COL-7-LTLFireability-05 34888877 m, 102577 m/sec, 224696319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/537 272/2000 LamportFastMutEx-COL-7-LTLFireability-05 35499852 m, 122195 m/sec, 228678090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/537 277/2000 LamportFastMutEx-COL-7-LTLFireability-05 36216422 m, 143314 m/sec, 232648515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/537 283/2000 LamportFastMutEx-COL-7-LTLFireability-05 36891898 m, 135095 m/sec, 236608758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 300/537 288/2000 LamportFastMutEx-COL-7-LTLFireability-05 37543308 m, 130282 m/sec, 240564989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 305/537 292/2000 LamportFastMutEx-COL-7-LTLFireability-05 38175430 m, 126424 m/sec, 244520650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 310/537 297/2000 LamportFastMutEx-COL-7-LTLFireability-05 38813192 m, 127552 m/sec, 248488489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 315/537 302/2000 LamportFastMutEx-COL-7-LTLFireability-05 39424063 m, 122174 m/sec, 252447596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 320/537 306/2000 LamportFastMutEx-COL-7-LTLFireability-05 40000442 m, 115275 m/sec, 256402821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 325/537 311/2000 LamportFastMutEx-COL-7-LTLFireability-05 40637066 m, 127324 m/sec, 260352990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 330/537 316/2000 LamportFastMutEx-COL-7-LTLFireability-05 41259145 m, 124415 m/sec, 264306719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 335/537 321/2000 LamportFastMutEx-COL-7-LTLFireability-05 41863537 m, 120878 m/sec, 268247259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 340/537 325/2000 LamportFastMutEx-COL-7-LTLFireability-05 42442012 m, 115695 m/sec, 272188225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 345/537 330/2000 LamportFastMutEx-COL-7-LTLFireability-05 43038913 m, 119380 m/sec, 276131568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 350/537 334/2000 LamportFastMutEx-COL-7-LTLFireability-05 43606853 m, 113588 m/sec, 280079787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 355/537 338/2000 LamportFastMutEx-COL-7-LTLFireability-05 44157597 m, 110148 m/sec, 284018678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 360/537 342/2000 LamportFastMutEx-COL-7-LTLFireability-05 44734297 m, 115340 m/sec, 287955500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 365/537 347/2000 LamportFastMutEx-COL-7-LTLFireability-05 45369233 m, 126987 m/sec, 291897891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 370/537 352/2000 LamportFastMutEx-COL-7-LTLFireability-05 45981359 m, 122425 m/sec, 295859292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 375/537 356/2000 LamportFastMutEx-COL-7-LTLFireability-05 46560550 m, 115838 m/sec, 299816051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 380/537 361/2000 LamportFastMutEx-COL-7-LTLFireability-05 47160439 m, 119977 m/sec, 303772450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 385/537 365/2000 LamportFastMutEx-COL-7-LTLFireability-05 47732926 m, 114497 m/sec, 307724178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 390/537 370/2000 LamportFastMutEx-COL-7-LTLFireability-05 48298528 m, 113120 m/sec, 311669661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 395/537 374/2000 LamportFastMutEx-COL-7-LTLFireability-05 48830211 m, 106336 m/sec, 315601561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 400/537 378/2000 LamportFastMutEx-COL-7-LTLFireability-05 49429098 m, 119777 m/sec, 319558820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 405/537 383/2000 LamportFastMutEx-COL-7-LTLFireability-05 50003343 m, 114849 m/sec, 323521506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 410/537 387/2000 LamportFastMutEx-COL-7-LTLFireability-05 50570883 m, 113508 m/sec, 327474326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 415/537 391/2000 LamportFastMutEx-COL-7-LTLFireability-05 51096907 m, 105204 m/sec, 331406582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 420/537 395/2000 LamportFastMutEx-COL-7-LTLFireability-05 51664912 m, 113601 m/sec, 335358939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 425/537 399/2000 LamportFastMutEx-COL-7-LTLFireability-05 52190805 m, 105178 m/sec, 339297344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 430/537 403/2000 LamportFastMutEx-COL-7-LTLFireability-05 52716030 m, 105045 m/sec, 343231265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 435/537 407/2000 LamportFastMutEx-COL-7-LTLFireability-05 53215963 m, 99986 m/sec, 347159030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 440/537 412/2000 LamportFastMutEx-COL-7-LTLFireability-05 53859550 m, 128717 m/sec, 351137576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 445/537 417/2000 LamportFastMutEx-COL-7-LTLFireability-05 54480607 m, 124211 m/sec, 355110230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 450/537 422/2000 LamportFastMutEx-COL-7-LTLFireability-05 55085879 m, 121054 m/sec, 359083613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 455/537 426/2000 LamportFastMutEx-COL-7-LTLFireability-05 55670454 m, 116915 m/sec, 363047045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 460/537 431/2000 LamportFastMutEx-COL-7-LTLFireability-05 56264787 m, 118866 m/sec, 367007265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 465/537 435/2000 LamportFastMutEx-COL-7-LTLFireability-05 56833434 m, 113729 m/sec, 370970065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 470/537 439/2000 LamportFastMutEx-COL-7-LTLFireability-05 57382549 m, 109823 m/sec, 374918624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 475/537 443/2000 LamportFastMutEx-COL-7-LTLFireability-05 57951042 m, 113698 m/sec, 378877065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 480/537 448/2000 LamportFastMutEx-COL-7-LTLFireability-05 58544289 m, 118649 m/sec, 382855590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 485/537 452/2000 LamportFastMutEx-COL-7-LTLFireability-05 59115225 m, 114187 m/sec, 386827278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 490/537 457/2000 LamportFastMutEx-COL-7-LTLFireability-05 59657972 m, 108549 m/sec, 390773945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 495/537 461/2000 LamportFastMutEx-COL-7-LTLFireability-05 60211653 m, 110736 m/sec, 394726662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 500/537 465/2000 LamportFastMutEx-COL-7-LTLFireability-05 60754682 m, 108605 m/sec, 398674190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 505/537 469/2000 LamportFastMutEx-COL-7-LTLFireability-05 61285231 m, 106109 m/sec, 402624119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 510/537 473/2000 LamportFastMutEx-COL-7-LTLFireability-05 61792627 m, 101479 m/sec, 406558954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 515/537 477/2000 LamportFastMutEx-COL-7-LTLFireability-05 62340935 m, 109661 m/sec, 410507411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 520/537 482/2000 LamportFastMutEx-COL-7-LTLFireability-05 62933471 m, 118507 m/sec, 414476039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 525/537 486/2000 LamportFastMutEx-COL-7-LTLFireability-05 63505038 m, 114313 m/sec, 418453232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 530/537 490/2000 LamportFastMutEx-COL-7-LTLFireability-05 64051607 m, 109313 m/sec, 422425326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 535/537 494/2000 LamportFastMutEx-COL-7-LTLFireability-05 64606492 m, 110977 m/sec, 426386049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-COL-7-LTLFireability-00
[[35mlola[0m][I] time limit : 537 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LamportFastMutEx-COL-7-LTLFireability-05
[[35mlola[0m][I] time limit : 2685 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 849
[[35mlola[0m][I] fired transitions : 865
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 LamportFastMutEx-COL-7-LTLFireability-08
[[35mlola[0m][I] time limit : 670 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 230
[[35mlola[0m][I] fired transitions : 230
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 LamportFastMutEx-COL-7-LTLFireability-15
[[35mlola[0m][I] time limit : 893 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for LamportFastMutEx-COL-7-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 231
[[35mlola[0m][I] fired transitions : 232
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-COL-7-LTLFireability-06
[[35mlola[0m][I] time limit : 1340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/1340 3/2000 LamportFastMutEx-COL-7-LTLFireability-06 369937 m, 73987 m/sec, 1756170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/1340 5/2000 LamportFastMutEx-COL-7-LTLFireability-06 676309 m, 61274 m/sec, 3367968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/1340 8/2000 LamportFastMutEx-COL-7-LTLFireability-06 968963 m, 58530 m/sec, 4958754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/1340 10/2000 LamportFastMutEx-COL-7-LTLFireability-06 1242706 m, 54748 m/sec, 6531756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/1340 12/2000 LamportFastMutEx-COL-7-LTLFireability-06 1529522 m, 57363 m/sec, 8101308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/1340 14/2000 LamportFastMutEx-COL-7-LTLFireability-06 1802559 m, 54607 m/sec, 9681179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/1340 16/2000 LamportFastMutEx-COL-7-LTLFireability-06 2073300 m, 54148 m/sec, 11262740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/1340 18/2000 LamportFastMutEx-COL-7-LTLFireability-06 2330076 m, 51355 m/sec, 12779241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/1340 20/2000 LamportFastMutEx-COL-7-LTLFireability-06 2621432 m, 58271 m/sec, 14383330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/1340 22/2000 LamportFastMutEx-COL-7-LTLFireability-06 2892878 m, 54289 m/sec, 15969544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/1340 24/2000 LamportFastMutEx-COL-7-LTLFireability-06 3161807 m, 53785 m/sec, 17571871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/1340 26/2000 LamportFastMutEx-COL-7-LTLFireability-06 3426952 m, 53029 m/sec, 19137324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/1340 27/2000 LamportFastMutEx-COL-7-LTLFireability-06 3686114 m, 51832 m/sec, 20724093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/1340 29/2000 LamportFastMutEx-COL-7-LTLFireability-06 3943395 m, 51456 m/sec, 22290430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/1340 32/2000 LamportFastMutEx-COL-7-LTLFireability-06 4246185 m, 60558 m/sec, 23576404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/1340 34/2000 LamportFastMutEx-COL-7-LTLFireability-06 4530446 m, 56852 m/sec, 24749624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/1340 35/2000 LamportFastMutEx-COL-7-LTLFireability-06 4764764 m, 46863 m/sec, 26130251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/1340 37/2000 LamportFastMutEx-COL-7-LTLFireability-06 5013418 m, 49730 m/sec, 27588897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/1340 39/2000 LamportFastMutEx-COL-7-LTLFireability-06 5239629 m, 45242 m/sec, 28975562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/1340 41/2000 LamportFastMutEx-COL-7-LTLFireability-06 5458255 m, 43725 m/sec, 30322822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/1340 42/2000 LamportFastMutEx-COL-7-LTLFireability-06 5694475 m, 47244 m/sec, 31786402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/1340 44/2000 LamportFastMutEx-COL-7-LTLFireability-06 5913431 m, 43791 m/sec, 33127447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/1340 47/2000 LamportFastMutEx-COL-7-LTLFireability-06 6289809 m, 75275 m/sec, 34631942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/1340 49/2000 LamportFastMutEx-COL-7-LTLFireability-06 6598693 m, 61776 m/sec, 36897272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/1340 52/2000 LamportFastMutEx-COL-7-LTLFireability-06 6960304 m, 72322 m/sec, 38583037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/1340 53/2000 LamportFastMutEx-COL-7-LTLFireability-06 7221364 m, 52212 m/sec, 40727146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/1340 56/2000 LamportFastMutEx-COL-7-LTLFireability-06 7529568 m, 61640 m/sec, 42232647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/1340 58/2000 LamportFastMutEx-COL-7-LTLFireability-06 7793952 m, 52876 m/sec, 43747462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/1340 59/2000 LamportFastMutEx-COL-7-LTLFireability-06 8047116 m, 50632 m/sec, 45220402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/1340 61/2000 LamportFastMutEx-COL-7-LTLFireability-06 8300029 m, 50582 m/sec, 46737377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/1340 63/2000 LamportFastMutEx-COL-7-LTLFireability-06 8550396 m, 50073 m/sec, 48252746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/1340 65/2000 LamportFastMutEx-COL-7-LTLFireability-06 8808438 m, 51608 m/sec, 49778796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/1340 67/2000 LamportFastMutEx-COL-7-LTLFireability-06 9057435 m, 49799 m/sec, 51315100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/1340 69/2000 LamportFastMutEx-COL-7-LTLFireability-06 9307409 m, 49994 m/sec, 52859654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/1340 70/2000 LamportFastMutEx-COL-7-LTLFireability-06 9553787 m, 49275 m/sec, 54412357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/1340 72/2000 LamportFastMutEx-COL-7-LTLFireability-06 9819982 m, 53239 m/sec, 55976179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/1340 74/2000 LamportFastMutEx-COL-7-LTLFireability-06 10072668 m, 50537 m/sec, 57545434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/1340 76/2000 LamportFastMutEx-COL-7-LTLFireability-06 10327361 m, 50938 m/sec, 59128274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/1340 78/2000 LamportFastMutEx-COL-7-LTLFireability-06 10577224 m, 49972 m/sec, 60726225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/1340 80/2000 LamportFastMutEx-COL-7-LTLFireability-06 10836435 m, 51842 m/sec, 62331047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/1340 82/2000 LamportFastMutEx-COL-7-LTLFireability-06 11087287 m, 50170 m/sec, 63950123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/1340 83/2000 LamportFastMutEx-COL-7-LTLFireability-06 11342125 m, 50967 m/sec, 65593379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/1340 85/2000 LamportFastMutEx-COL-7-LTLFireability-06 11587505 m, 49076 m/sec, 67211950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/1340 87/2000 LamportFastMutEx-COL-7-LTLFireability-06 11857077 m, 53914 m/sec, 68995239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 225/1340 89/2000 LamportFastMutEx-COL-7-LTLFireability-06 12139641 m, 56512 m/sec, 70390867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 230/1340 91/2000 LamportFastMutEx-COL-7-LTLFireability-06 12437903 m, 59652 m/sec, 71890765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 235/1340 94/2000 LamportFastMutEx-COL-7-LTLFireability-06 12740718 m, 60563 m/sec, 73583446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 240/1340 96/2000 LamportFastMutEx-COL-7-LTLFireability-06 13046791 m, 61214 m/sec, 75306673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 245/1340 98/2000 LamportFastMutEx-COL-7-LTLFireability-06 13341694 m, 58980 m/sec, 76965521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 250/1340 100/2000 LamportFastMutEx-COL-7-LTLFireability-06 13673068 m, 66274 m/sec, 78826727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 255/1340 102/2000 LamportFastMutEx-COL-7-LTLFireability-06 13896632 m, 44712 m/sec, 79901472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 260/1340 104/2000 LamportFastMutEx-COL-7-LTLFireability-06 14119938 m, 44661 m/sec, 81118178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 265/1340 105/2000 LamportFastMutEx-COL-7-LTLFireability-06 14308187 m, 37649 m/sec, 82222917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 270/1340 107/2000 LamportFastMutEx-COL-7-LTLFireability-06 14531976 m, 44757 m/sec, 83487780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 275/1340 108/2000 LamportFastMutEx-COL-7-LTLFireability-06 14708752 m, 35355 m/sec, 84620167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 280/1340 110/2000 LamportFastMutEx-COL-7-LTLFireability-06 14928416 m, 43932 m/sec, 85839935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 285/1340 111/2000 LamportFastMutEx-COL-7-LTLFireability-06 15131404 m, 40597 m/sec, 87230291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 290/1340 112/2000 LamportFastMutEx-COL-7-LTLFireability-06 15299253 m, 33569 m/sec, 88294315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 295/1340 114/2000 LamportFastMutEx-COL-7-LTLFireability-06 15522081 m, 44565 m/sec, 89537084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 300/1340 115/2000 LamportFastMutEx-COL-7-LTLFireability-06 15730684 m, 41720 m/sec, 91006779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 305/1340 117/2000 LamportFastMutEx-COL-7-LTLFireability-06 16011151 m, 56093 m/sec, 92674363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 310/1340 119/2000 LamportFastMutEx-COL-7-LTLFireability-06 16293996 m, 56569 m/sec, 94135330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 315/1340 122/2000 LamportFastMutEx-COL-7-LTLFireability-06 16592534 m, 59707 m/sec, 95720234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 320/1340 124/2000 LamportFastMutEx-COL-7-LTLFireability-06 16883701 m, 58233 m/sec, 97339744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 325/1340 126/2000 LamportFastMutEx-COL-7-LTLFireability-06 17146039 m, 52467 m/sec, 98944304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 330/1340 128/2000 LamportFastMutEx-COL-7-LTLFireability-06 17449186 m, 60629 m/sec, 100824920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 335/1340 130/2000 LamportFastMutEx-COL-7-LTLFireability-06 17702690 m, 50700 m/sec, 102362541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 340/1340 132/2000 LamportFastMutEx-COL-7-LTLFireability-06 18013340 m, 62130 m/sec, 104328307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 345/1340 134/2000 LamportFastMutEx-COL-7-LTLFireability-06 18330941 m, 63520 m/sec, 106097515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 350/1340 136/2000 LamportFastMutEx-COL-7-LTLFireability-06 18550312 m, 43874 m/sec, 107192878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 355/1340 137/2000 LamportFastMutEx-COL-7-LTLFireability-06 18736731 m, 37283 m/sec, 108314664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 360/1340 139/2000 LamportFastMutEx-COL-7-LTLFireability-06 18932369 m, 39127 m/sec, 109457345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 365/1340 140/2000 LamportFastMutEx-COL-7-LTLFireability-06 19130296 m, 39585 m/sec, 110640978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 370/1340 142/2000 LamportFastMutEx-COL-7-LTLFireability-06 19319604 m, 37861 m/sec, 111810437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 375/1340 143/2000 LamportFastMutEx-COL-7-LTLFireability-06 19518331 m, 39745 m/sec, 112958938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 380/1340 144/2000 LamportFastMutEx-COL-7-LTLFireability-06 19706230 m, 37579 m/sec, 114225094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 385/1340 146/2000 LamportFastMutEx-COL-7-LTLFireability-06 19900502 m, 38854 m/sec, 115456604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 390/1340 147/2000 LamportFastMutEx-COL-7-LTLFireability-06 20093425 m, 38584 m/sec, 116587351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 395/1340 149/2000 LamportFastMutEx-COL-7-LTLFireability-06 20284685 m, 38252 m/sec, 117879250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 400/1340 150/2000 LamportFastMutEx-COL-7-LTLFireability-06 20501903 m, 43443 m/sec, 119386708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 405/1340 152/2000 LamportFastMutEx-COL-7-LTLFireability-06 20823753 m, 64370 m/sec, 121036952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 410/1340 154/2000 LamportFastMutEx-COL-7-LTLFireability-06 21100031 m, 55255 m/sec, 122509156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 415/1340 156/2000 LamportFastMutEx-COL-7-LTLFireability-06 21360932 m, 52180 m/sec, 124067762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 420/1340 158/2000 LamportFastMutEx-COL-7-LTLFireability-06 21627435 m, 53300 m/sec, 125646583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 425/1340 160/2000 LamportFastMutEx-COL-7-LTLFireability-06 21890910 m, 52695 m/sec, 127168569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 430/1340 162/2000 LamportFastMutEx-COL-7-LTLFireability-06 22169779 m, 55773 m/sec, 128999290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 435/1340 164/2000 LamportFastMutEx-COL-7-LTLFireability-06 22428086 m, 51661 m/sec, 130526931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 440/1340 166/2000 LamportFastMutEx-COL-7-LTLFireability-06 22706408 m, 55664 m/sec, 132341673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 445/1340 168/2000 LamportFastMutEx-COL-7-LTLFireability-06 23004239 m, 59566 m/sec, 134222457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 450/1340 170/2000 LamportFastMutEx-COL-7-LTLFireability-06 23213321 m, 41816 m/sec, 135362709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 455/1340 171/2000 LamportFastMutEx-COL-7-LTLFireability-06 23406038 m, 38543 m/sec, 136496427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 460/1340 173/2000 LamportFastMutEx-COL-7-LTLFireability-06 23586976 m, 36187 m/sec, 137629427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 465/1340 174/2000 LamportFastMutEx-COL-7-LTLFireability-06 23781488 m, 38902 m/sec, 138785506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 470/1340 176/2000 LamportFastMutEx-COL-7-LTLFireability-06 23971200 m, 37942 m/sec, 139946403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 475/1340 177/2000 LamportFastMutEx-COL-7-LTLFireability-06 24143709 m, 34501 m/sec, 141080440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 480/1340 178/2000 LamportFastMutEx-COL-7-LTLFireability-06 24323040 m, 35866 m/sec, 142271649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 485/1340 179/2000 LamportFastMutEx-COL-7-LTLFireability-06 24501249 m, 35641 m/sec, 143461185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 490/1340 181/2000 LamportFastMutEx-COL-7-LTLFireability-06 24694440 m, 38638 m/sec, 144618167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 495/1340 182/2000 LamportFastMutEx-COL-7-LTLFireability-06 24865899 m, 34291 m/sec, 145745866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 500/1340 183/2000 LamportFastMutEx-COL-7-LTLFireability-06 25047933 m, 36406 m/sec, 146968998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 505/1340 185/2000 LamportFastMutEx-COL-7-LTLFireability-06 25234048 m, 37223 m/sec, 148343218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 510/1340 186/2000 LamportFastMutEx-COL-7-LTLFireability-06 25404454 m, 34081 m/sec, 149543123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 515/1340 187/2000 LamportFastMutEx-COL-7-LTLFireability-06 25599580 m, 39025 m/sec, 150707406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 520/1340 189/2000 LamportFastMutEx-COL-7-LTLFireability-06 25772479 m, 34579 m/sec, 151833810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 525/1340 190/2000 LamportFastMutEx-COL-7-LTLFireability-06 25938782 m, 33260 m/sec, 152981461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 530/1340 191/2000 LamportFastMutEx-COL-7-LTLFireability-06 26139259 m, 40095 m/sec, 154442628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 535/1340 193/2000 LamportFastMutEx-COL-7-LTLFireability-06 26351149 m, 42378 m/sec, 155976043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 540/1340 195/2000 LamportFastMutEx-COL-7-LTLFireability-06 26641786 m, 58127 m/sec, 157545964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 545/1340 197/2000 LamportFastMutEx-COL-7-LTLFireability-06 26899921 m, 51627 m/sec, 159109216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 550/1340 199/2000 LamportFastMutEx-COL-7-LTLFireability-06 27159616 m, 51939 m/sec, 160701050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 555/1340 200/2000 LamportFastMutEx-COL-7-LTLFireability-06 27399836 m, 48044 m/sec, 162126923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 564/1340 202/2000 LamportFastMutEx-COL-7-LTLFireability-06 27616548 m, 43342 m/sec, 163516905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 569/1340 204/2000 LamportFastMutEx-COL-7-LTLFireability-06 27857134 m, 48117 m/sec, 165174769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-COL-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-COL-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-COL-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 575/1340 204/2000 LamportFastMutEx-COL-7-LTLFireability-06 27950528 m, 18678 m/sec, 165766276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-7"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-COL-7, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613700244"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-7.tgz
mv LamportFastMutEx-COL-7 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;