About the Execution of LoLA for JoinFreeModules-PT-5000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16202.516 | 554079.00 | 1365606.00 | 1418.20 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613400090.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is JoinFreeModules-PT-5000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613400090
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 17M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 15:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Apr 11 15:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 11 15:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Apr 11 15:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 16M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-00
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-01
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-02
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-03
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-04
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-05
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-06
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-07
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-08
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-09
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-10
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2024-11
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2023-12
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2023-13
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2023-14
FORMULA_NAME JoinFreeModules-PT-5000-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717049465254
BK_STOP 1717050019333
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 30 JoinFreeModules-PT-5000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 4/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 793515 m, 158703 m/sec, 948776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 9/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 1781931 m, 197683 m/sec, 2125162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 14/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 2819250 m, 207463 m/sec, 3359753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 19/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 3707169 m, 177583 m/sec, 4416532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 24/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 4648689 m, 188304 m/sec, 5537103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 29/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 5590249 m, 188312 m/sec, 6657725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 34/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 6452226 m, 172395 m/sec, 7683628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 39/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 7329469 m, 175448 m/sec, 8727700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 44/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 8237110 m, 181528 m/sec, 9807951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 49/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 9074443 m, 167466 m/sec, 10804523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 54/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 9906073 m, 166326 m/sec, 11794306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 59/3311 1/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 10810786 m, 180942 m/sec, 12871074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/SRCH) for 48 JoinFreeModules-PT-5000-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/SRCH) for JoinFreeModules-PT-5000-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 64/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 11807738 m, 199390 m/sec, 14057620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 69/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 12838551 m, 206162 m/sec, 15284467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 74/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 13840108 m, 200311 m/sec, 16476496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 79/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 14862957 m, 204569 m/sec, 17693864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 84/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 15868599 m, 201128 m/sec, 18890753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 89/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 16876312 m, 201542 m/sec, 20090108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 94/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 17890610 m, 202859 m/sec, 21297298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 99/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 18908292 m, 203536 m/sec, 22508518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 104/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 19926312 m, 203604 m/sec, 23720140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 109/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 20928365 m, 200410 m/sec, 24912757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 114/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 21936981 m, 201723 m/sec, 26113186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 119/3311 2/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 22935344 m, 199672 m/sec, 27301412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 124/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 23929361 m, 198803 m/sec, 28484464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 129/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 24901073 m, 194342 m/sec, 29640971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 134/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 25942203 m, 208226 m/sec, 30880098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 139/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 26952216 m, 202002 m/sec, 32082190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 144/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 27960091 m, 201575 m/sec, 33281737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 149/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 28957121 m, 199406 m/sec, 34468377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 154/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 29950107 m, 198597 m/sec, 35650202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 159/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 30931253 m, 196229 m/sec, 36817937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 164/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 31911734 m, 196096 m/sec, 37984880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 169/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 32909643 m, 199581 m/sec, 39172565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 174/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 33903360 m, 198743 m/sec, 40355262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 179/3311 3/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 34876715 m, 194671 m/sec, 41513724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 184/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 35834335 m, 191524 m/sec, 42653458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 189/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 36818448 m, 196822 m/sec, 43824727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 194/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 37790462 m, 194402 m/sec, 44981592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 199/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 38758838 m, 193675 m/sec, 46134128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 204/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 39723293 m, 192891 m/sec, 47281996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 209/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 40734064 m, 202154 m/sec, 48484990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 214/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 41715755 m, 196338 m/sec, 49653374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 219/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 42675088 m, 191866 m/sec, 50795149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 224/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 43647249 m, 194432 m/sec, 51952190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 06:19:39] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 229/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 44161128 m, 102775 m/sec, 52563794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 234/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 44566179 m, 81010 m/sec, 53045875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 239/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 44918828 m, 70529 m/sec, 53465589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 244/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 45172780 m, 50790 m/sec, 53767835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 249/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 45435390 m, 52522 m/sec, 54080388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 254/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 45673830 m, 47688 m/sec, 54364173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-06: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-08: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-5000-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 CTL SRCH 259/3311 4/5 JoinFreeModules-PT-5000-CTLFireability-2024-06 45951755 m, 55585 m/sec, 54694952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-5000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is JoinFreeModules-PT-5000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613400090"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-5000.tgz
mv JoinFreeModules-PT-5000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;