About the Execution of LoLA for JoinFreeModules-PT-2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15299.163 | 307556.00 | 963567.00 | 414.40 | T?????????T????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613300082.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is JoinFreeModules-PT-2000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613300082
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.6M
-rw-r--r-- 1 mcc users 9.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Apr 11 14:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 11 14:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Apr 11 14:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 11 14:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 6.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-00
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-01
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-02
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-03
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-04
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-05
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-06
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-07
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-08
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-09
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-10
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2024-11
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2023-12
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2023-13
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2023-14
FORMULA_NAME JoinFreeModules-PT-2000-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717048937310
FORMULA JoinFreeModules-PT-2000-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-2000-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-2000-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717049244866
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/EQUN) for 55 JoinFreeModules-PT-2000-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 55 JoinFreeModules-PT-2000-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for JoinFreeModules-PT-2000-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/EQUN) for JoinFreeModules-PT-2000-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/FNDP) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/EQUN) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 65 JoinFreeModules-PT-2000-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for JoinFreeModules-PT-2000-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/FNDP) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/EQUN) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type SKEL/SRCH) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 85 (type SRCH) for JoinFreeModules-PT-2000-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] planning for JoinFreeModules-PT-2000-CTLFireability-2023-15 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 88 (type EXCL) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 25 JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type EXCL) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 91 (type EXCL) for 38 JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 176 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type FNDP) for 38 JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 38 JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type EXCL) for JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 89 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 94 (type EXCL) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 92 (type FNDP) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 0 JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 92 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 93 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 94 (type EXCL) for JoinFreeModules-PT-2000-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 98 (type EXCL) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 96 (type FNDP) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 97 (type EQUN) for 18 JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type EXCL) for JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 96 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 97 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 97 (type EQUN) for JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 96 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 89 (type FNDP) for JoinFreeModules-PT-2000-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mJoinFreeModules-PT-2000-CTLFireability-2024-10: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mJoinFreeModules-PT-2000-CTLFireability-2023-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-06: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-07: CONJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-13: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] JoinFreeModules-PT-2000-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Segmentation fault $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-2000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is JoinFreeModules-PT-2000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613300082"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-2000.tgz
mv JoinFreeModules-PT-2000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;