About the Execution of 2023-gold for HirschbergSinclair-PT-50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 497.855 | 83658.00 | 266938.00 | 535.80 | TTTFFTFFTFFTTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r219-smll-171649597900084.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is HirschbergSinclair-PT-50, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r219-smll-171649597900084
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 02:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Apr 13 02:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 02:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Apr 13 02:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 652K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
FORMULA_NAME HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1716657673432
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-50
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-25 17:21:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-25 17:21:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-25 17:21:16] [INFO ] Load time of PNML (sax parser for PT used): 167 ms
[2024-05-25 17:21:16] [INFO ] Transformed 1208 places.
[2024-05-25 17:21:16] [INFO ] Transformed 1102 transitions.
[2024-05-25 17:21:16] [INFO ] Parsed PT model containing 1208 places and 1102 transitions and 3361 arcs in 310 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 28 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 9 resets, run finished after 723 ms. (steps per millisecond=13 ) properties (out of 16) seen :9
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
// Phase 1: matrix 1102 rows 1208 cols
[2024-05-25 17:21:17] [INFO ] Computed 106 invariants in 45 ms
[2024-05-25 17:21:18] [INFO ] After 778ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2024-05-25 17:21:19] [INFO ] [Nat]Absence check using 100 positive place invariants in 83 ms returned sat
[2024-05-25 17:21:19] [INFO ] [Nat]Absence check using 100 positive and 6 generalized place invariants in 15 ms returned sat
[2024-05-25 17:21:19] [INFO ] After 640ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :0
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 3277 ms.
starting LoLA
BK_INPUT HirschbergSinclair-PT-50
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1716657757090
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 45 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 51 (type FNDP) for 45 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 45 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 45 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 51 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 52 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 59 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 60 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 76 (type EXCL) for 39 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 12 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 12 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 12 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 50 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type FNDP) for 3 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 3 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SRCH) for 3 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 49 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 76 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13
lola: result : true
lola: markings : 179
lola: fired transitions : 178
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type EXCL) for 15 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05
lola: time limit : 239 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-52.sara.
lola: FINISHED task # 73 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 154
lola: fired transitions : 153
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: LAUNCH task # 79 (type EXCL) for 3 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-57.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15
lola: result : true
lola: FINISHED task # 57 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: result : false
lola: CANCELED task # 56 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 78 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 79 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 88 (type EXCL) for 24 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 121 (type FNDP) for 33 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 122 (type EQUN) for 33 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 124 (type SRCH) for 33 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01
lola: result : unknown
lola: fired transitions : 794539
lola: tried executions : 4908
lola: time used : 3.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-122.sara.
lola: FINISHED task # 124 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 121 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 122 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 133 (type FNDP) for 27 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type EQUN) for 27 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 145 (type SRCH) for 27 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 145 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 133 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 137 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 109 (type FNDP) for 30 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type EQUN) for 30 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type SRCH) for 30 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 133 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: result : unknown
lola: fired transitions : 61319
lola: tried executions : 30661
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 122 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-137.sara.
lola: FINISHED task # 109 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 110 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 112 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 96 (type FNDP) for 42 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 42 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 42 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 110 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10
lola: result : unknown
lola: FINISHED task # 137 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-97.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 3 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 1/449 1/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 22690 m, 4538 m/sec, 33631 t fired, .
96 EF FNDP 1/326 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 343088 t fired, 3706 attempts, .
97 EF STEQ 1/326 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
99 EF SRCH 1/359 1/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 108237 m, 21647 m/sec, 210009 t fired, .
Time elapsed: 9 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 50 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 3 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 6/449 1/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 132484 m, 21958 m/sec, 203381 t fired, .
96 EF FNDP 6/324 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 1820338 t fired, 19608 attempts, .
97 EF STEQ 6/324 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
99 EF SRCH 6/357 4/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 550634 m, 88479 m/sec, 1113529 t fired, .
Time elapsed: 14 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 99 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 2 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 11/449 2/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 231558 m, 19814 m/sec, 358215 t fired, .
96 EF FNDP 11/320 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 3342624 t fired, 35992 attempts, .
97 EF STEQ 11/320 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
Time elapsed: 19 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 115 (type FNDP) for 18 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 2 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 16/449 2/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 336148 m, 20918 m/sec, 520419 t fired, .
96 EF FNDP 16/348 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 4490416 t fired, 48345 attempts, .
97 EF STEQ 16/348 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
115 EF FNDP 5/325 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 4265613 t fired, 94723 attempts, .
Time elapsed: 24 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 2 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 21/449 3/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 439906 m, 20751 m/sec, 683356 t fired, .
96 EF FNDP 21/343 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 5722369 t fired, 61603 attempts, .
97 EF STEQ 21/343 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
115 EF FNDP 10/320 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 8904445 t fired, 197723 attempts, .
Time elapsed: 29 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG 0 4 1 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF 0 5 0 0 1 0 0 0
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 2 2 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EF EXCL 26/449 3/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08 536779 m, 19374 m/sec, 836937 t fired, .
96 EF FNDP 26/338 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 6861561 t fired, 73864 attempts, .
97 EF STEQ 26/338 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
115 EF FNDP 15/315 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 13184942 t fired, 292754 attempts, .
Time elapsed: 34 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 88 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08
lola: result : false
lola: markings : 541796
lola: fired transitions : 845342
lola: time used : 26.000000
lola: memory pages used : 4
lola: LAUNCH task # 148 (type EXCL) for 0 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00
lola: time limit : 509 sec
lola: memory limit: 32 pages
lola: FINISHED task # 148 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 144 (type EXCL) for 6 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02
lola: time limit : 594 sec
lola: memory limit: 32 pages
lola: FINISHED task # 144 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 455610
lola: fired transitions : 788656
lola: time used : 5.000000
lola: memory pages used : 2
lola: LAUNCH task # 131 (type EXCL) for 21 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07
lola: time limit : 712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 131 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 106 (type EXCL) for 36 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12
lola: time limit : 890 sec
lola: memory limit: 32 pages
lola: FINISHED task # 106 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12
lola: result : true
lola: markings : 274
lola: fired transitions : 273
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 93 (type EXCL) for 9 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03
lola: time limit : 1187 sec
lola: memory limit: 32 pages
lola: FINISHED task # 93 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03
lola: result : true
lola: markings : 28
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 119 (type EXCL) for 18 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06
lola: time limit : 1780 sec
lola: memory limit: 32 pages
lola: FINISHED task # 119 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06
lola: result : false
lola: markings : 283
lola: fired transitions : 348
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 115 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 100 (type EXCL) for 42 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: time limit : 3561 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 101 (type SRCH) for 42 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 101 (type SRCH) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 115 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06
lola: result : unknown
lola: fired transitions : 17052761
lola: tried executions : 378648
lola: time used : 20.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 31/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 8021691 t fired, 86349 attempts, .
97 EF STEQ 31/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 0/3561 1/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 10755 m, 2151 m/sec, 10967 t fired, .
Time elapsed: 39 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 36/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 9603093 t fired, 103368 attempts, .
97 EF STEQ 36/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 5/3561 1/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 159910 m, 29831 m/sec, 197636 t fired, .
Time elapsed: 44 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 41/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 11187265 t fired, 120417 attempts, .
97 EF STEQ 41/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 10/3561 2/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 304078 m, 28833 m/sec, 375759 t fired, .
Time elapsed: 49 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 46/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 12779022 t fired, 137546 attempts, .
97 EF STEQ 46/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 15/3561 3/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 442351 m, 27654 m/sec, 555798 t fired, .
Time elapsed: 54 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 51/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 14393941 t fired, 154924 attempts, .
97 EF STEQ 51/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 20/3561 4/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 582597 m, 28049 m/sec, 738916 t fired, .
Time elapsed: 59 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 56/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 16002526 t fired, 172235 attempts, .
97 EF STEQ 56/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 25/3561 4/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 729379 m, 29356 m/sec, 919908 t fired, .
Time elapsed: 64 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 61/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 17581877 t fired, 189231 attempts, .
97 EF STEQ 61/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 30/3561 5/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 870797 m, 28283 m/sec, 1103100 t fired, .
Time elapsed: 69 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG 0 0 3 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 66/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 19166216 t fired, 206281 attempts, .
97 EF STEQ 66/3592 0/5 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 sara is running.
100 EF EXCL 35/3561 6/32 HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 1011189 m, 28078 m/sec, 1291327 t fired, .
Time elapsed: 74 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 97 (type EQUN) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14
lola: result : false
lola: CANCELED task # 96 (type FNDP) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 100 (type EXCL) for HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-00: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-01: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-02: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-03: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-04: AG false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-05: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-06: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-07: EF false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-08: AG true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-09: EF false tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-10: AG false findpath
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-11: EF true tandem / insertion
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-12: EF true tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-13: AG false tandem / relaxed
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-14: AG true state equation
HirschbergSinclair-PT-50-ReachabilityCardinality-2024-15: EF true findpath
Time elapsed: 77 secs. Pages in use: 7
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-50"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is HirschbergSinclair-PT-50, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r219-smll-171649597900084"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-50.tgz
mv HirschbergSinclair-PT-50 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;