About the Execution of LoLA for IBMB2S565S3960-PT-none
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8258.779 | 3600000.00 | 768456.00 | 10002.90 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588900356.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is IBMB2S565S3960-PT-none, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588900356
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 572K
-rw-r--r-- 1 mcc users 10K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 6.2K Apr 22 14:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 18:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 03:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Apr 12 03:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 12 03:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 12 03:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 127K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-00
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-01
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-02
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-03
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-04
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-05
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-06
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-07
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-08
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-09
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-10
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-11
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-12
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-13
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-14
FORMULA_NAME IBMB2S565S3960-PT-none-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717158672935
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 IBMB2S565S3960-PT-none-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for IBMB2S565S3960-PT-none-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 IBMB2S565S3960-PT-none-LTLFireability-07
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 9 IBMB2S565S3960-PT-none-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for IBMB2S565S3960-PT-none-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8216
[[35mlola[0m][I] fired transitions : 22636
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 IBMB2S565S3960-PT-none-LTLFireability-15
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 324
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 IBMB2S565S3960-PT-none-LTLFireability-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 IBMB2S565S3960-PT-none-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 324
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 IBMB2S565S3960-PT-none-LTLFireability-11
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 324
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 IBMB2S565S3960-PT-none-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13813
[[35mlola[0m][I] fired transitions : 44292
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 IBMB2S565S3960-PT-none-LTLFireability-09
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/360 6/2000 IBMB2S565S3960-PT-none-LTLFireability-09 679927 m, 135985 m/sec, 1946261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/360 11/2000 IBMB2S565S3960-PT-none-LTLFireability-09 1370973 m, 138209 m/sec, 4167349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/360 16/2000 IBMB2S565S3960-PT-none-LTLFireability-09 2063638 m, 138533 m/sec, 6516084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/360 21/2000 IBMB2S565S3960-PT-none-LTLFireability-09 2742355 m, 135743 m/sec, 8821937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/360 25/2000 IBMB2S565S3960-PT-none-LTLFireability-09 3418554 m, 135239 m/sec, 11092018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/360 30/2000 IBMB2S565S3960-PT-none-LTLFireability-09 4065436 m, 129376 m/sec, 13380439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/360 35/2000 IBMB2S565S3960-PT-none-LTLFireability-09 4664601 m, 119833 m/sec, 15680825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/360 39/2000 IBMB2S565S3960-PT-none-LTLFireability-09 5228316 m, 112743 m/sec, 17940956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/360 44/2000 IBMB2S565S3960-PT-none-LTLFireability-09 5939022 m, 142141 m/sec, 20269727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/360 49/2000 IBMB2S565S3960-PT-none-LTLFireability-09 6600902 m, 132376 m/sec, 22549498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/360 53/2000 IBMB2S565S3960-PT-none-LTLFireability-09 7198897 m, 119599 m/sec, 24805215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/360 57/2000 IBMB2S565S3960-PT-none-LTLFireability-09 7790010 m, 118222 m/sec, 27024722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/360 62/2000 IBMB2S565S3960-PT-none-LTLFireability-09 8402356 m, 122469 m/sec, 29251371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/360 66/2000 IBMB2S565S3960-PT-none-LTLFireability-09 9054909 m, 130510 m/sec, 31488183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/360 71/2000 IBMB2S565S3960-PT-none-LTLFireability-09 9680200 m, 125058 m/sec, 33735003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/360 75/2000 IBMB2S565S3960-PT-none-LTLFireability-09 10218454 m, 107650 m/sec, 35916925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/360 79/2000 IBMB2S565S3960-PT-none-LTLFireability-09 10823982 m, 121105 m/sec, 38169003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/360 83/2000 IBMB2S565S3960-PT-none-LTLFireability-09 11397043 m, 114612 m/sec, 40422771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/360 87/2000 IBMB2S565S3960-PT-none-LTLFireability-09 11963267 m, 113244 m/sec, 42655941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/360 91/2000 IBMB2S565S3960-PT-none-LTLFireability-09 12466389 m, 100624 m/sec, 44845578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/360 95/2000 IBMB2S565S3960-PT-none-LTLFireability-09 12985562 m, 103834 m/sec, 47032306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/360 98/2000 IBMB2S565S3960-PT-none-LTLFireability-09 13501371 m, 103161 m/sec, 49209007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/360 103/2000 IBMB2S565S3960-PT-none-LTLFireability-09 14180391 m, 135804 m/sec, 51475922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/360 108/2000 IBMB2S565S3960-PT-none-LTLFireability-09 14813255 m, 126572 m/sec, 53674316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/360 112/2000 IBMB2S565S3960-PT-none-LTLFireability-09 15350884 m, 107525 m/sec, 55778178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/360 116/2000 IBMB2S565S3960-PT-none-LTLFireability-09 15929654 m, 115754 m/sec, 57931044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/360 120/2000 IBMB2S565S3960-PT-none-LTLFireability-09 16561594 m, 126388 m/sec, 60143425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/360 124/2000 IBMB2S565S3960-PT-none-LTLFireability-09 17125106 m, 112702 m/sec, 62331247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/360 128/2000 IBMB2S565S3960-PT-none-LTLFireability-09 17647704 m, 104519 m/sec, 64465718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/360 132/2000 IBMB2S565S3960-PT-none-LTLFireability-09 18155375 m, 101534 m/sec, 66571737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/360 136/2000 IBMB2S565S3960-PT-none-LTLFireability-09 18730707 m, 115066 m/sec, 68727887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/360 140/2000 IBMB2S565S3960-PT-none-LTLFireability-09 19264174 m, 106693 m/sec, 70840295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/360 144/2000 IBMB2S565S3960-PT-none-LTLFireability-09 19832702 m, 113705 m/sec, 72984504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/360 149/2000 IBMB2S565S3960-PT-none-LTLFireability-09 20515325 m, 136524 m/sec, 75272235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/360 153/2000 IBMB2S565S3960-PT-none-LTLFireability-09 21115623 m, 120059 m/sec, 77502825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/360 158/2000 IBMB2S565S3960-PT-none-LTLFireability-09 21714411 m, 119757 m/sec, 79715641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/360 162/2000 IBMB2S565S3960-PT-none-LTLFireability-09 22264024 m, 109922 m/sec, 81878122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/360 166/2000 IBMB2S565S3960-PT-none-LTLFireability-09 22834346 m, 114064 m/sec, 84043246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/360 170/2000 IBMB2S565S3960-PT-none-LTLFireability-09 23372384 m, 107607 m/sec, 86219799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/360 173/2000 IBMB2S565S3960-PT-none-LTLFireability-09 23856397 m, 96802 m/sec, 88367790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/360 177/2000 IBMB2S565S3960-PT-none-LTLFireability-09 24431891 m, 115098 m/sec, 90552258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/360 181/2000 IBMB2S565S3960-PT-none-LTLFireability-09 24971221 m, 107866 m/sec, 92688492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/360 185/2000 IBMB2S565S3960-PT-none-LTLFireability-09 25499459 m, 105647 m/sec, 94818272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/360 189/2000 IBMB2S565S3960-PT-none-LTLFireability-09 26004553 m, 101018 m/sec, 96929299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/360 192/2000 IBMB2S565S3960-PT-none-LTLFireability-09 26516619 m, 102413 m/sec, 99037980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/360 196/2000 IBMB2S565S3960-PT-none-LTLFireability-09 27074769 m, 111630 m/sec, 101186397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/360 200/2000 IBMB2S565S3960-PT-none-LTLFireability-09 27602885 m, 105623 m/sec, 103319862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/360 203/2000 IBMB2S565S3960-PT-none-LTLFireability-09 28069902 m, 93403 m/sec, 105406988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/360 207/2000 IBMB2S565S3960-PT-none-LTLFireability-09 28596859 m, 105391 m/sec, 107566961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/360 211/2000 IBMB2S565S3960-PT-none-LTLFireability-09 29066257 m, 93879 m/sec, 109668224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/360 214/2000 IBMB2S565S3960-PT-none-LTLFireability-09 29544714 m, 95691 m/sec, 111789986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/360 217/2000 IBMB2S565S3960-PT-none-LTLFireability-09 29978580 m, 86773 m/sec, 113858397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/360 220/2000 IBMB2S565S3960-PT-none-LTLFireability-09 30427093 m, 89702 m/sec, 115941720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/360 224/2000 IBMB2S565S3960-PT-none-LTLFireability-09 30972872 m, 109155 m/sec, 118080652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/360 228/2000 IBMB2S565S3960-PT-none-LTLFireability-09 31524451 m, 110315 m/sec, 120216795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/360 232/2000 IBMB2S565S3960-PT-none-LTLFireability-09 32002461 m, 95602 m/sec, 122273486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/360 235/2000 IBMB2S565S3960-PT-none-LTLFireability-09 32507159 m, 100939 m/sec, 124345394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/360 239/2000 IBMB2S565S3960-PT-none-LTLFireability-09 33030666 m, 104701 m/sec, 126428010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/360 242/2000 IBMB2S565S3960-PT-none-LTLFireability-09 33483013 m, 90469 m/sec, 128390484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/360 245/2000 IBMB2S565S3960-PT-none-LTLFireability-09 33902107 m, 83818 m/sec, 130308625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/360 249/2000 IBMB2S565S3960-PT-none-LTLFireability-09 34349871 m, 89552 m/sec, 132271687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 310/360 252/2000 IBMB2S565S3960-PT-none-LTLFireability-09 34811149 m, 92255 m/sec, 134237682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 315/360 255/2000 IBMB2S565S3960-PT-none-LTLFireability-09 35266374 m, 91045 m/sec, 136201141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 320/360 259/2000 IBMB2S565S3960-PT-none-LTLFireability-09 35809177 m, 108560 m/sec, 138253568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 325/360 263/2000 IBMB2S565S3960-PT-none-LTLFireability-09 36421017 m, 122368 m/sec, 140418037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 330/360 268/2000 IBMB2S565S3960-PT-none-LTLFireability-09 36986071 m, 113010 m/sec, 142577679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 335/360 272/2000 IBMB2S565S3960-PT-none-LTLFireability-09 37561202 m, 115026 m/sec, 144704167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 340/360 275/2000 IBMB2S565S3960-PT-none-LTLFireability-09 38077241 m, 103207 m/sec, 146763252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 345/360 279/2000 IBMB2S565S3960-PT-none-LTLFireability-09 38630182 m, 110588 m/sec, 148836624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 350/360 283/2000 IBMB2S565S3960-PT-none-LTLFireability-09 39147102 m, 103384 m/sec, 150938507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 355/360 287/2000 IBMB2S565S3960-PT-none-LTLFireability-09 39632201 m, 97019 m/sec, 153037559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 360/360 290/2000 IBMB2S565S3960-PT-none-LTLFireability-09 40099560 m, 93471 m/sec, 155116643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 IBMB2S565S3960-PT-none-LTLFireability-05
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 IBMB2S565S3960-PT-none-LTLFireability-09
[[35mlola[0m][I] time limit : 3235 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1288
[[35mlola[0m][I] fired transitions : 2295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-04: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 IBMB2S565S3960-PT-none-LTLFireability-04
[[35mlola[0m][I] time limit : 403 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 324
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 IBMB2S565S3960-PT-none-LTLFireability-02
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33958
[[35mlola[0m][I] fired transitions : 162811
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 IBMB2S565S3960-PT-none-LTLFireability-01
[[35mlola[0m][I] time limit : 538 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 IBMB2S565S3960-PT-none-LTLFireability-00
[[35mlola[0m][I] time limit : 646 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/646 4/2000 IBMB2S565S3960-PT-none-LTLFireability-00 529833 m, 105966 m/sec, 2254289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/646 8/2000 IBMB2S565S3960-PT-none-LTLFireability-00 995935 m, 93220 m/sec, 4609568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/646 11/2000 IBMB2S565S3960-PT-none-LTLFireability-00 1482950 m, 97403 m/sec, 6982944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/646 15/2000 IBMB2S565S3960-PT-none-LTLFireability-00 2009813 m, 105372 m/sec, 9311254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/646 18/2000 IBMB2S565S3960-PT-none-LTLFireability-00 2423508 m, 82739 m/sec, 11469186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/646 20/2000 IBMB2S565S3960-PT-none-LTLFireability-00 2787427 m, 72783 m/sec, 13538476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/646 23/2000 IBMB2S565S3960-PT-none-LTLFireability-00 3229449 m, 88404 m/sec, 15658306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/646 26/2000 IBMB2S565S3960-PT-none-LTLFireability-00 3745320 m, 103174 m/sec, 17917342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/646 29/2000 IBMB2S565S3960-PT-none-LTLFireability-00 4161257 m, 83187 m/sec, 20389694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/646 31/2000 IBMB2S565S3960-PT-none-LTLFireability-00 4550724 m, 77893 m/sec, 22865481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/646 34/2000 IBMB2S565S3960-PT-none-LTLFireability-00 4981816 m, 86218 m/sec, 25241269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/646 38/2000 IBMB2S565S3960-PT-none-LTLFireability-00 5467897 m, 97216 m/sec, 27529149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/646 41/2000 IBMB2S565S3960-PT-none-LTLFireability-00 5875694 m, 81559 m/sec, 29675773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/646 44/2000 IBMB2S565S3960-PT-none-LTLFireability-00 6264273 m, 77715 m/sec, 31827098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/646 47/2000 IBMB2S565S3960-PT-none-LTLFireability-00 6657642 m, 78673 m/sec, 33876725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/646 50/2000 IBMB2S565S3960-PT-none-LTLFireability-00 7084183 m, 85308 m/sec, 36079100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/646 53/2000 IBMB2S565S3960-PT-none-LTLFireability-00 7451503 m, 73464 m/sec, 38252709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/646 55/2000 IBMB2S565S3960-PT-none-LTLFireability-00 7827472 m, 75193 m/sec, 40416225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/646 58/2000 IBMB2S565S3960-PT-none-LTLFireability-00 8243809 m, 83267 m/sec, 42608882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/646 61/2000 IBMB2S565S3960-PT-none-LTLFireability-00 8667340 m, 84706 m/sec, 44754600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/646 65/2000 IBMB2S565S3960-PT-none-LTLFireability-00 9088102 m, 84152 m/sec, 46908742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/646 67/2000 IBMB2S565S3960-PT-none-LTLFireability-00 9457091 m, 73797 m/sec, 48958489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/646 69/2000 IBMB2S565S3960-PT-none-LTLFireability-00 9766134 m, 61808 m/sec, 50661930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/646 72/2000 IBMB2S565S3960-PT-none-LTLFireability-00 10110336 m, 68840 m/sec, 52472804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/646 75/2000 IBMB2S565S3960-PT-none-LTLFireability-00 10474726 m, 72878 m/sec, 54454472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/646 76/2000 IBMB2S565S3960-PT-none-LTLFireability-00 10747393 m, 54533 m/sec, 55895845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/646 79/2000 IBMB2S565S3960-PT-none-LTLFireability-00 11093166 m, 69154 m/sec, 57751717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/646 82/2000 IBMB2S565S3960-PT-none-LTLFireability-00 11588763 m, 99119 m/sec, 59957860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/646 85/2000 IBMB2S565S3960-PT-none-LTLFireability-00 12003218 m, 82891 m/sec, 61939470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/646 88/2000 IBMB2S565S3960-PT-none-LTLFireability-00 12381619 m, 75680 m/sec, 63970124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/646 90/2000 IBMB2S565S3960-PT-none-LTLFireability-00 12701047 m, 63885 m/sec, 65833033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/646 93/2000 IBMB2S565S3960-PT-none-LTLFireability-00 13078591 m, 75508 m/sec, 67847120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/646 95/2000 IBMB2S565S3960-PT-none-LTLFireability-00 13426540 m, 69589 m/sec, 69827200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/646 98/2000 IBMB2S565S3960-PT-none-LTLFireability-00 13851194 m, 84930 m/sec, 71867566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/646 101/2000 IBMB2S565S3960-PT-none-LTLFireability-00 14257131 m, 81187 m/sec, 74020168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/646 103/2000 IBMB2S565S3960-PT-none-LTLFireability-00 14653854 m, 79344 m/sec, 76165880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/646 106/2000 IBMB2S565S3960-PT-none-LTLFireability-00 15069456 m, 83120 m/sec, 78369369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/646 109/2000 IBMB2S565S3960-PT-none-LTLFireability-00 15430910 m, 72290 m/sec, 80579259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/646 111/2000 IBMB2S565S3960-PT-none-LTLFireability-00 15792705 m, 72359 m/sec, 82768484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/646 114/2000 IBMB2S565S3960-PT-none-LTLFireability-00 16139170 m, 69293 m/sec, 84956175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/646 116/2000 IBMB2S565S3960-PT-none-LTLFireability-00 16520660 m, 76298 m/sec, 87006857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/646 119/2000 IBMB2S565S3960-PT-none-LTLFireability-00 16911649 m, 78197 m/sec, 89269171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/646 122/2000 IBMB2S565S3960-PT-none-LTLFireability-00 17300927 m, 77855 m/sec, 91602332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/646 124/2000 IBMB2S565S3960-PT-none-LTLFireability-00 17654214 m, 70657 m/sec, 93635197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/646 127/2000 IBMB2S565S3960-PT-none-LTLFireability-00 18047601 m, 78677 m/sec, 95626209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/646 130/2000 IBMB2S565S3960-PT-none-LTLFireability-00 18492602 m, 89000 m/sec, 97801488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/646 133/2000 IBMB2S565S3960-PT-none-LTLFireability-00 18836150 m, 68709 m/sec, 99748393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/646 135/2000 IBMB2S565S3960-PT-none-LTLFireability-00 19144439 m, 61657 m/sec, 101745284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/646 137/2000 IBMB2S565S3960-PT-none-LTLFireability-00 19468960 m, 64904 m/sec, 103786611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/646 139/2000 IBMB2S565S3960-PT-none-LTLFireability-00 19770781 m, 60364 m/sec, 105842188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/646 141/2000 IBMB2S565S3960-PT-none-LTLFireability-00 20048625 m, 55568 m/sec, 107864371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/646 143/2000 IBMB2S565S3960-PT-none-LTLFireability-00 20326983 m, 55671 m/sec, 109888259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/646 145/2000 IBMB2S565S3960-PT-none-LTLFireability-00 20632052 m, 61013 m/sec, 111894631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/646 147/2000 IBMB2S565S3960-PT-none-LTLFireability-00 20932020 m, 59993 m/sec, 113839946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/646 149/2000 IBMB2S565S3960-PT-none-LTLFireability-00 21240846 m, 61765 m/sec, 115984712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/646 151/2000 IBMB2S565S3960-PT-none-LTLFireability-00 21553298 m, 62490 m/sec, 118155646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/646 153/2000 IBMB2S565S3960-PT-none-LTLFireability-00 21830671 m, 55474 m/sec, 120067994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/646 155/2000 IBMB2S565S3960-PT-none-LTLFireability-00 22128867 m, 59639 m/sec, 121918953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/646 158/2000 IBMB2S565S3960-PT-none-LTLFireability-00 22452980 m, 64822 m/sec, 123862408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/646 160/2000 IBMB2S565S3960-PT-none-LTLFireability-00 22822193 m, 73842 m/sec, 125925662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/646 163/2000 IBMB2S565S3960-PT-none-LTLFireability-00 23179766 m, 71514 m/sec, 128006133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/646 165/2000 IBMB2S565S3960-PT-none-LTLFireability-00 23501898 m, 64426 m/sec, 130079655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/646 167/2000 IBMB2S565S3960-PT-none-LTLFireability-00 23787327 m, 57085 m/sec, 132146073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/646 169/2000 IBMB2S565S3960-PT-none-LTLFireability-00 24078647 m, 58264 m/sec, 134206109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/646 171/2000 IBMB2S565S3960-PT-none-LTLFireability-00 24359676 m, 56205 m/sec, 136283732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/646 173/2000 IBMB2S565S3960-PT-none-LTLFireability-00 24667544 m, 61573 m/sec, 138314487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/646 175/2000 IBMB2S565S3960-PT-none-LTLFireability-00 24956128 m, 57716 m/sec, 140213266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/646 177/2000 IBMB2S565S3960-PT-none-LTLFireability-00 25276767 m, 64127 m/sec, 142386252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/646 180/2000 IBMB2S565S3960-PT-none-LTLFireability-00 25598003 m, 64247 m/sec, 144609018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/646 182/2000 IBMB2S565S3960-PT-none-LTLFireability-00 25888886 m, 58176 m/sec, 146614120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/646 184/2000 IBMB2S565S3960-PT-none-LTLFireability-00 26174682 m, 57159 m/sec, 148483599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/646 186/2000 IBMB2S565S3960-PT-none-LTLFireability-00 26489617 m, 62987 m/sec, 150339438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/646 188/2000 IBMB2S565S3960-PT-none-LTLFireability-00 26860209 m, 74118 m/sec, 152341544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/646 191/2000 IBMB2S565S3960-PT-none-LTLFireability-00 27301157 m, 88189 m/sec, 154447775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-03: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/646 194/2000 IBMB2S565S3960-PT-none-LTLFireability-00 27647696 m, 69307 m/sec, 156480406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27725648
[[35mlola[0m][I] fired transitions : 157031256
[[35mlola[0m][I] time used : 376
[[35mlola[0m][I] memory pages used : 194
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 9 IBMB2S565S3960-PT-none-LTLFireability-03
[[35mlola[0m][I] time limit : 713 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 IBMB2S565S3960-PT-none-LTLFireability-08
[[35mlola[0m][I] time limit : 951 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 IBMB2S565S3960-PT-none-LTLFireability-06
[[35mlola[0m][I] time limit : 1427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 IBMB2S565S3960-PT-none-LTLFireability-12
[[35mlola[0m][I] time limit : 2854 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for IBMB2S565S3960-PT-none-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] IBMB2S565S3960-PT-none-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-03: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mIBMB2S565S3960-PT-none-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mIBMB2S565S3960-PT-none-LTLFireability-12: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="IBMB2S565S3960-PT-none"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is IBMB2S565S3960-PT-none, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588900356"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/IBMB2S565S3960-PT-none.tgz
mv IBMB2S565S3960-PT-none execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;