MCC'2024- Execution of r203-smll-171649588800316

About the Execution of LoLA for HypertorusGrid-PT-d4k3p2b08

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16208.584	3572824.00	3765253.00	9817.10	FTF?F??FF??FF??F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588800316.qcow2',
Waiting for the VM to be ready (probing ssh)
............................................................................
======================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HypertorusGrid-PT-d4k3p2b08, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588800316
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.3M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.9K Apr 22 14:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 22 14:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 07:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 13 07:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 23K Apr 13 06:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 149K Apr 13 06:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 19 07:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rwxr-xr-x 1 mcc users 2.8M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-00
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-01
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-02
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-03
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-04
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-05
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-06
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-07
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-08
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-09
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-10
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-11
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-12
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-13
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-14
FORMULA_NAME HypertorusGrid-PT-d4k3p2b08-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717151695090

FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-02 FALSE TECHNIQUES
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-00 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-01 TRUE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-04 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-08 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-07 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-15 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-12 FALSE
FORMULA HypertorusGrid-PT-d4k3p2b08-LTLFireability-11 FALSE

BK_STOP 1717155267914

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timeli
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireabili
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 19 HypertorusGrid
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for HypertorusGrid-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7598
[[35mlola[0m][I] fired transitions : 7839
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 65 HypertorusGrid
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for HypertorusGrid-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18231
[[35mlola[0m][I] fired transitions : 23544
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 HypertorusGrid-PT-d4k
[[35mlola[0m][I] time limit : 162 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for HypertorusGrid-PT-d4k
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 122
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 HypertorusGrid-PT-d4k
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for HypertorusGrid-PT-d4k
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 122
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 HypertorusGrid-PT-d4k
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for HypertorusGrid-PT-d4k
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 123
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 35 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 25 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 25 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 33 LTL EXCL 1/210 1/2000
[[35mlola[0m][.] 82 EF STEQ 1/3579 0/5
[[35mlola[0m][.] 84 EF FNDP 1/3579 0/5
[[35mlola[0m][.] 85 EF STEQ 1/3579 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 744
[[35mlola[0m][I] fired transitions : 745
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 65 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] LAUNCH task # 93 (type FNDP) for 65 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 65 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 93 (type FNDP) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][W] CANCELED task # 94 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 48 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 105 (type EQUN) for 22 HypertorusGrid-PT-
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 35 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 122
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 124
[[35mlola[0m][I] fired transitions : 124
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 105 (type EQUN) for HypertorusGrid-PT-d
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25450
[[35mlola[0m][I] fired transitions : 30674
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4243
[[35mlola[0m][I] fired transitions : 4243
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 510 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16109
[[35mlola[0m][I] fired transitions : 21320
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HypertorusGrid-PT-d4
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 3/596 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 8/596 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 13/596 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 18/596 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 23/596 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 28/596 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 33/596 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 38/596 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 43/596 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 48/596 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 53/596 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 58/596 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 63/596 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 68/596 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 73/596 45/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 78/596 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 83/596 48/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 88/596 50/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 93/596 51/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 98/596 53/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 103/596 54/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 108/596 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 113/596 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 118/596 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 123/596 57/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 128/596 57/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 133/596 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 138/596 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 143/596 61/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 148/596 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 153/596 65/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 158/596 68/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 163/596 70/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 168/596 72/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 173/596 74/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 178/596 76/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 183/596 78/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 188/596 80/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 193/596 81/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 198/596 83/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 203/596 85/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 208/596 86/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 213/596 88/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 218/596 89/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 223/596 91/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 228/596 92/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 233/596 93/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 238/596 93/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 243/596 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 248/596 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 253/596 95/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 258/596 95/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 263/596 96/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 268/596 98/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 273/596 101/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 278/596 103/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 283/596 105/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 288/596 107/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 293/596 109/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 298/596 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 303/596 113/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 308/596 116/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 313/596 117/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 318/596 119/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 323/596 120/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 328/596 122/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 333/596 123/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 338/596 125/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 343/596 126/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 348/596 128/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 353/596 129/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 358/596 130/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 363/596 131/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 368/596 131/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 373/596 132/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 378/596 132/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 383/596 133/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 388/596 133/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 393/596 135/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 398/596 137/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 403/596 139/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 408/596 141/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 413/596 143/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 418/596 144/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 423/596 146/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 428/596 148/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 433/596 150/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 438/596 152/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 443/596 153/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 448/596 155/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 453/596 156/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 458/596 157/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 463/596 159/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 468/596 160/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 473/596 162/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 478/596 163/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 483/596 164/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 488/596 165/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 493/596 166/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 498/596 167/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 503/596 168/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 508/596 168/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 513/596 169/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 518/596 169/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 523/596 169/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 528/596 170/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 533/596 170/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 538/596 172/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 543/596 174/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 548/596 176/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 553/596 178/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 558/596 179/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 563/596 181/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 568/596 183/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 573/596 185/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 578/596 186/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 583/596 188/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 588/596 190/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 593/596 191/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 88 (type EXCL) for 35 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HypertorusGrid-PT-d4
[[35mlola[0m][I] time limit : 2978 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 102 (type EXCL) for 22 HypertorusGrid-PT-
[[35mlola[0m][I] time limit : 743 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 102 EG EXCL 5/743 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 102 EG EXCL 10/743 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 102 EG EXCL 15/743 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 102 EG EXCL 20/743 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 102 EG EXCL 25/743 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 102 (type EXCL) for HypertorusGrid-PT-d
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1408
[[35mlola[0m][I] fired transitions : 1408
[[35mlola[0m][I] time used : 27
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 35 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 982 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 539
[[35mlola[0m][I] fired transitions : 538
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 58 HypertorusGrid-PT-d
[[35mlola[0m][I] time limit : 1473 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 3/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 8/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 13/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 18/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 23/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 28/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 33/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 38/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 43/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 48/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 53/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 58/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 63/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 68/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 73/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 78/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 83/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 88/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 93/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 98/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 103/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 108/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 113/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 118/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 123/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 128/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 133/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 138/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 63 LTL EXCL 143/1473 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for HypertorusGrid-PT-d4
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1511
[[35mlola[0m][I] fired transitions : 1511
[[35mlola[0m][I] time used : 144
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-08:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-09:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-10:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-11:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-12:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-13:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-14:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] HypertorusGrid-PT-d4k3p2b08-LTLFireability-03:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-00:
[[35mlola[0m][.] [1m[32mHypertorusGrid-PT-d4k3p2b08-LTLFireability-01:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-02:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-04:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-05:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-06:
[[35mlola[0m][.] [1m[31mHypertorusGrid-PT-d4k3p2b08-LTLFireability-07:

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. =============== COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT mit[0m) default[0m ty.xml[0m 4k3p2b08-LTLFireability-07 k3p2b08-LTLFireability-07 -PT-d4k3p2b08-LTLFireability-05 PT-d4k3p2b08-LTLFireability-05 VALUE PRODUCED BY[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 STATUS[0m -PT-d4k3p2b08-LTLFireability-15 PT-d4k3p2b08-LTLFireability-15 VALUE PRODUCED BY[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 CONJ 0 0 0 0 3 0 0 0 STATUS[0m VALUE PRODUCED BY[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 CONJ 0 0 0 0 3 0 0 0 STATUS[0m 3p2b08-LTLFireability-02 3p2b08-LTLFireability-02 3p2b08-LTLFireability-00 3p2b08-LTLFireability-00 3p2b08-LTLFireability-01 3p2b08-LTLFireability-01 4k3p2b08-LTLFireability-04 k3p2b08-LTLFireability-04 4k3p2b08-LTLFireability-08 4k3p2b08-LTLFireability-09 4k3p2b08-LTLFireability-07 4k3p2b08-LTLFireability-07 VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 CONJ 0 1 0 0 3 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-08 194 m, 38 m/sec, 193 t fired, . HypertorusGrid-PT-d4k3p2b08-LTLFireability-09 sara not yet started (preprocessing). HypertorusGrid-PT-d4k3p2b08-LTLFireability-07 -- HypertorusGrid-PT-d4k3p2b08-LTLFireability-07 sara not yet started (preprocessing). k3p2b08-LTLFireability-08 4k3p2b08-LTLFireability-15 k3p2b08-LTLFireability-07 k3p2b08-LTLFireability-07 (obsolete) 4k3p2b08-LTLFireability-15 4k3p2b08-LTLFireability-15 k3p2b08-LTLFireability-15 k3p2b08-LTLFireability-15 (obsolete) k3p2b08-LTLFireability-15 (obsolete) 4k3p2b08-LTLFireability-12 d4k3p2b08-LTLFireability-06 4k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-12 4k3p2b08-LTLFireability-11 k3p2b08-LTLFireability-11 4k3p2b08-LTLFireability-05 k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-15 4k3p2b08-LTLFireability-06 k3p2b08-LTLFireability-07 k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-05 4k3p2b08-LTLFireability-13 k3p2b08-LTLFireability-13 4k3p2b08-LTLFireability-10 k3p2b08-LTLFireability-10 k3p2b08-LTLFireability-03 VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 60941 m, 12188 m/sec, 66357 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 246019 m, 37015 m/sec, 251959 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 457627 m, 42321 m/sec, 464086 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 683316 m, 45137 m/sec, 690983 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 851062 m, 33549 m/sec, 985733 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1010056 m, 31798 m/sec, 1276569 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1165994 m, 31187 m/sec, 1561612 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1317538 m, 30308 m/sec, 1838285 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1463869 m, 29266 m/sec, 2115659 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1606112 m, 28448 m/sec, 2376892 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1765761 m, 31929 m/sec, 2634363 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 1915926 m, 30033 m/sec, 2888628 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2054621 m, 27739 m/sec, 3140214 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2173439 m, 23763 m/sec, 3395984 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2290313 m, 23374 m/sec, 3648599 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2401288 m, 22195 m/sec, 3896638 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2509014 m, 21545 m/sec, 4142741 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2609364 m, 20070 m/sec, 4393650 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2706733 m, 19473 m/sec, 4643195 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2798622 m, 18377 m/sec, 4898666 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2879403 m, 16156 m/sec, 5158969 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2943247 m, 12768 m/sec, 5426818 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 2991503 m, 9651 m/sec, 5701497 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3033242 m, 8347 m/sec, 5975360 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3071880 m, 7727 m/sec, 6244490 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3108678 m, 7359 m/sec, 6515853 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3145233 m, 7311 m/sec, 6787913 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3183085 m, 7570 m/sec, 7052634 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3323113 m, 28005 m/sec, 7327426 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3476275 m, 30632 m/sec, 7603176 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3622723 m, 29289 m/sec, 7872454 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3767466 m, 28948 m/sec, 8140302 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 3907268 m, 27960 m/sec, 8401242 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4044038 m, 27354 m/sec, 8657152 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4192042 m, 29600 m/sec, 8901499 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4335121 m, 28615 m/sec, 9148870 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4480268 m, 29029 m/sec, 9387880 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4603579 m, 24662 m/sec, 9632697 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4713301 m, 21944 m/sec, 9875487 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4825482 m, 22436 m/sec, 10120028 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 4932462 m, 21396 m/sec, 10358940 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5036196 m, 20746 m/sec, 10602291 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5132384 m, 19237 m/sec, 10848637 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5227486 m, 19020 m/sec, 11092489 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5313450 m, 17192 m/sec, 11343084 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5390443 m, 15398 m/sec, 11604734 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5450815 m, 12074 m/sec, 11867126 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5495078 m, 8852 m/sec, 12139270 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5535087 m, 8001 m/sec, 12406765 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5573131 m, 7608 m/sec, 12672686 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5608922 m, 7158 m/sec, 12939099 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5645269 m, 7269 m/sec, 13207550 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5682392 m, 7424 m/sec, 13465463 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5834674 m, 30456 m/sec, 13739480 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 5983590 m, 29783 m/sec, 14007873 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6126991 m, 28680 m/sec, 14272360 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6267291 m, 28060 m/sec, 14531363 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6403317 m, 27205 m/sec, 14788422 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6536654 m, 26667 m/sec, 15036611 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6684887 m, 29646 m/sec, 15276039 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6824007 m, 27824 m/sec, 15516960 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 6964129 m, 28024 m/sec, 15749885 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7083947 m, 23963 m/sec, 15988568 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7191625 m, 21535 m/sec, 16226219 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7301577 m, 21990 m/sec, 16466792 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7402939 m, 20272 m/sec, 16692696 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7505705 m, 20553 m/sec, 16931938 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7602027 m, 19264 m/sec, 17176153 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7696503 m, 18895 m/sec, 17418642 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7784358 m, 17571 m/sec, 17668416 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7862794 m, 15687 m/sec, 17927783 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7924538 m, 12348 m/sec, 18189202 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 7969661 m, 9024 m/sec, 18459088 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8010321 m, 8132 m/sec, 18727315 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8048194 m, 7574 m/sec, 18991375 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8084133 m, 7187 m/sec, 19256536 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8119782 m, 7129 m/sec, 19522056 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8156871 m, 7417 m/sec, 19782170 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8272068 m, 23039 m/sec, 20045055 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8397392 m, 25064 m/sec, 20307051 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8520207 m, 24563 m/sec, 20565880 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8641668 m, 24292 m/sec, 20823523 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8759709 m, 23608 m/sec, 21070317 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8874757 m, 23009 m/sec, 21322003 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 8991955 m, 23439 m/sec, 21566568 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9111629 m, 23934 m/sec, 21796499 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9243778 m, 26429 m/sec, 22034183 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9368429 m, 24930 m/sec, 22267976 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9485773 m, 23468 m/sec, 22489124 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9586751 m, 20195 m/sec, 22714766 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9683243 m, 19298 m/sec, 22940946 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9777962 m, 18943 m/sec, 23166131 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9871764 m, 18760 m/sec, 23388763 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 9963126 m, 18272 m/sec, 23611889 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10049535 m, 17281 m/sec, 23841399 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10132723 m, 16637 m/sec, 24070619 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10215335 m, 16522 m/sec, 24301648 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10289143 m, 14761 m/sec, 24542108 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10355440 m, 13259 m/sec, 24787101 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10408345 m, 10581 m/sec, 25036258 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10446011 m, 7533 m/sec, 25290792 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10480675 m, 6932 m/sec, 25541825 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10512554 m, 6375 m/sec, 25788851 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10543421 m, 6173 m/sec, 26036039 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10572528 m, 5821 m/sec, 26283244 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10602085 m, 5911 m/sec, 26531400 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10632339 m, 6050 m/sec, 26776153 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10726543 m, 18840 m/sec, 27009948 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10859513 m, 26594 m/sec, 27247476 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 10987544 m, 25606 m/sec, 27481556 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11113800 m, 25251 m/sec, 27715300 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11238680 m, 24976 m/sec, 27943344 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11358449 m, 23953 m/sec, 28171559 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11480973 m, 24504 m/sec, 28393004 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11607840 m, 25373 m/sec, 28606428 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11731574 m, 24746 m/sec, 28825197 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11862815 m, 26248 m/sec, 29035565 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 11979940 m, 23425 m/sec, 29250246 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-03 12082291 m, 20470 m/sec, 29470936 t fired, . k3p2b08-LTLFireability-03 (local timeout) VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 1 0 0 F 0 1 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m 4k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-03 k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 1 0 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m d4k3p2b08-LTLFireability-06 VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 0 1 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-06 957 m, 191 m/sec, 956 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 0 1 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-06 995 m, 7 m/sec, 994 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 0 1 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-06 1034 m, 7 m/sec, 1033 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 0 1 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-06 1079 m, 9 m/sec, 1078 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 F 0 0 1 0 2 0 0 0 CONJ 0 1 0 0 5 0 0 0 CONJ 0 2 0 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-06 1229 m, 30 m/sec, 1228 t fired, . 4k3p2b08-LTLFireability-06 4k3p2b08-LTLFireability-09 k3p2b08-LTLFireability-09 4k3p2b08-LTLFireability-14 VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1004 m, 200 m/sec, 1003 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1036 m, 6 m/sec, 1035 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1062 m, 5 m/sec, 1061 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1090 m, 5 m/sec, 1089 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1111 m, 4 m/sec, 1110 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1136 m, 5 m/sec, 1135 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1161 m, 5 m/sec, 1160 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1173 m, 2 m/sec, 1172 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1185 m, 2 m/sec, 1184 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1195 m, 2 m/sec, 1194 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1205 m, 2 m/sec, 1204 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1216 m, 2 m/sec, 1215 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1225 m, 1 m/sec, 1224 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1237 m, 2 m/sec, 1236 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1248 m, 2 m/sec, 1247 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1261 m, 2 m/sec, 1260 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1273 m, 2 m/sec, 1272 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1294 m, 4 m/sec, 1293 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1317 m, 4 m/sec, 1316 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1337 m, 4 m/sec, 1336 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1354 m, 3 m/sec, 1353 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1367 m, 2 m/sec, 1366 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1379 m, 2 m/sec, 1378 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1393 m, 2 m/sec, 1392 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1409 m, 3 m/sec, 1408 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1430 m, 4 m/sec, 1429 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1454 m, 4 m/sec, 1453 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1482 m, 5 m/sec, 1481 t fired, . VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 1 1 0 2 0 0 0 STATUS[0m HypertorusGrid-PT-d4k3p2b08-LTLFireability-14 1506 m, 4 m/sec, 1505 t fired, . k3p2b08-LTLFireability-14 VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m LTL false LTL model checker[0m CONJ false state space /ER[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 STATUS[0m VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m CONJ false findpath[0m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HypertorusGrid-PT-d4k3p2b08"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HypertorusGrid-PT-d4k3p2b08, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588800316"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HypertorusGrid-PT-d4k3p2b08.tgz
mv HypertorusGrid-PT-d4k3p2b08 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;