MCC'2024- Execution of r203-smll-171649588400131

About the Execution of LoLA for HirschbergSinclair-PT-50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16204.556	2391920.00	3394003.00	6391.40	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588400131.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-50, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588400131
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 02:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Apr 13 02:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 02:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Apr 13 02:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 652K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-00
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-01
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-02
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-03
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-04
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-05
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-06
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-07
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-08
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-09
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-10
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-11
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-12
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-13
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-14
FORMULA_NAME HirschbergSinclair-PT-50-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717105468000

BK_STOP 1717107859920

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 37 HirschbergSinclair-PT-50-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 HirschbergSinclair-PT-50-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for HirschbergSinclair-PT-50-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for HirschbergSinclair-PT-50-LTLCardinality-11
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 21:44:49] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 HirschbergSinclair-PT-50-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for HirschbergSinclair-PT-50-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 HirschbergSinclair-PT-50-LTLCardinality-06
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 4/255 5/2000 HirschbergSinclair-PT-50-LTLCardinality-06 494479 m, 98895 m/sec, 646266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 9/255 10/2000 HirschbergSinclair-PT-50-LTLCardinality-06 1110374 m, 123179 m/sec, 1451418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 14/255 15/2000 HirschbergSinclair-PT-50-LTLCardinality-06 1666053 m, 111135 m/sec, 2177855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 19/255 21/2000 HirschbergSinclair-PT-50-LTLCardinality-06 2257232 m, 118235 m/sec, 2950697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 24/255 26/2000 HirschbergSinclair-PT-50-LTLCardinality-06 2857735 m, 120100 m/sec, 3735727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 29/255 30/2000 HirschbergSinclair-PT-50-LTLCardinality-06 3417484 m, 111949 m/sec, 4467483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 34/255 36/2000 HirschbergSinclair-PT-50-LTLCardinality-06 4017722 m, 120047 m/sec, 5252170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 39/255 41/2000 HirschbergSinclair-PT-50-LTLCardinality-06 4626348 m, 121725 m/sec, 6047821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 44/255 46/2000 HirschbergSinclair-PT-50-LTLCardinality-06 5227222 m, 120174 m/sec, 6833340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 49/255 52/2000 HirschbergSinclair-PT-50-LTLCardinality-06 5831988 m, 120953 m/sec, 7623941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 54/255 57/2000 HirschbergSinclair-PT-50-LTLCardinality-06 6433931 m, 120388 m/sec, 8410857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 59/255 62/2000 HirschbergSinclair-PT-50-LTLCardinality-06 7024698 m, 118153 m/sec, 9183163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 64/255 67/2000 HirschbergSinclair-PT-50-LTLCardinality-06 7613465 m, 117753 m/sec, 9952850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 69/255 73/2000 HirschbergSinclair-PT-50-LTLCardinality-06 8207082 m, 118723 m/sec, 10728880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 74/255 78/2000 HirschbergSinclair-PT-50-LTLCardinality-06 8813447 m, 121273 m/sec, 11521576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 79/255 83/2000 HirschbergSinclair-PT-50-LTLCardinality-06 9411785 m, 119667 m/sec, 12303782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 84/255 89/2000 HirschbergSinclair-PT-50-LTLCardinality-06 10016245 m, 120892 m/sec, 13093984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 89/255 94/2000 HirschbergSinclair-PT-50-LTLCardinality-06 10618015 m, 120354 m/sec, 13880673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 94/255 99/2000 HirschbergSinclair-PT-50-LTLCardinality-06 11189570 m, 114311 m/sec, 14627859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 99/255 104/2000 HirschbergSinclair-PT-50-LTLCardinality-06 11780733 m, 118232 m/sec, 15400686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 104/255 109/2000 HirschbergSinclair-PT-50-LTLCardinality-06 12380764 m, 120006 m/sec, 16185097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 109/255 115/2000 HirschbergSinclair-PT-50-LTLCardinality-06 12980530 m, 119953 m/sec, 16969163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 114/255 120/2000 HirschbergSinclair-PT-50-LTLCardinality-06 13572753 m, 118444 m/sec, 17743371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 119/255 125/2000 HirschbergSinclair-PT-50-LTLCardinality-06 14176568 m, 120763 m/sec, 18532738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 124/255 130/2000 HirschbergSinclair-PT-50-LTLCardinality-06 14760908 m, 116868 m/sec, 19296640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 129/255 135/2000 HirschbergSinclair-PT-50-LTLCardinality-06 15328090 m, 113436 m/sec, 20038115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 134/255 140/2000 HirschbergSinclair-PT-50-LTLCardinality-06 15911116 m, 116605 m/sec, 20800295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 139/255 146/2000 HirschbergSinclair-PT-50-LTLCardinality-06 16518571 m, 121491 m/sec, 21594416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 144/255 151/2000 HirschbergSinclair-PT-50-LTLCardinality-06 17126876 m, 121661 m/sec, 22389647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 149/255 156/2000 HirschbergSinclair-PT-50-LTLCardinality-06 17725744 m, 119773 m/sec, 23172541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 154/255 162/2000 HirschbergSinclair-PT-50-LTLCardinality-06 18333981 m, 121647 m/sec, 23967683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 159/255 167/2000 HirschbergSinclair-PT-50-LTLCardinality-06 18942494 m, 121702 m/sec, 24763195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 164/255 172/2000 HirschbergSinclair-PT-50-LTLCardinality-06 19541494 m, 119800 m/sec, 25546259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 169/255 177/2000 HirschbergSinclair-PT-50-LTLCardinality-06 20144981 m, 120697 m/sec, 26335188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 174/255 183/2000 HirschbergSinclair-PT-50-LTLCardinality-06 20750466 m, 121097 m/sec, 27126738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 179/255 188/2000 HirschbergSinclair-PT-50-LTLCardinality-06 21352635 m, 120433 m/sec, 27913943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 184/255 193/2000 HirschbergSinclair-PT-50-LTLCardinality-06 21952984 m, 120069 m/sec, 28698775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 189/255 199/2000 HirschbergSinclair-PT-50-LTLCardinality-06 22558333 m, 121069 m/sec, 29490143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 194/255 204/2000 HirschbergSinclair-PT-50-LTLCardinality-06 23153308 m, 118995 m/sec, 30267948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 199/255 209/2000 HirschbergSinclair-PT-50-LTLCardinality-06 23743521 m, 118042 m/sec, 31039526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 204/255 214/2000 HirschbergSinclair-PT-50-LTLCardinality-06 24344764 m, 120248 m/sec, 31825526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 209/255 220/2000 HirschbergSinclair-PT-50-LTLCardinality-06 24950669 m, 121181 m/sec, 32617624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 214/255 225/2000 HirschbergSinclair-PT-50-LTLCardinality-06 25547382 m, 119342 m/sec, 33397696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 219/255 230/2000 HirschbergSinclair-PT-50-LTLCardinality-06 26149883 m, 120500 m/sec, 34185342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 224/255 235/2000 HirschbergSinclair-PT-50-LTLCardinality-06 26754640 m, 120951 m/sec, 34975939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 229/255 241/2000 HirschbergSinclair-PT-50-LTLCardinality-06 27349371 m, 118946 m/sec, 35753424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 234/255 246/2000 HirschbergSinclair-PT-50-LTLCardinality-06 27938446 m, 117815 m/sec, 36523514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 239/255 251/2000 HirschbergSinclair-PT-50-LTLCardinality-06 28532096 m, 118730 m/sec, 37299590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 244/255 256/2000 HirschbergSinclair-PT-50-LTLCardinality-06 29131050 m, 119790 m/sec, 38082599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 249/255 261/2000 HirschbergSinclair-PT-50-LTLCardinality-06 29702366 m, 114263 m/sec, 38829475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 254/255 266/2000 HirschbergSinclair-PT-50-LTLCardinality-06 30286292 m, 116785 m/sec, 39592835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 HirschbergSinclair-PT-50-LTLCardinality-15
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 HirschbergSinclair-PT-50-LTLCardinality-06
[[35mlola[0m][I] time limit : 3319 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/255 3/2000 HirschbergSinclair-PT-50-LTLCardinality-15 178869 m, 35773 m/sec, 620757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/255 5/2000 HirschbergSinclair-PT-50-LTLCardinality-15 363053 m, 36836 m/sec, 1267853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/255 6/2000 HirschbergSinclair-PT-50-LTLCardinality-15 540469 m, 35483 m/sec, 1913241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/255 8/2000 HirschbergSinclair-PT-50-LTLCardinality-15 696765 m, 31259 m/sec, 2557105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/255 9/2000 HirschbergSinclair-PT-50-LTLCardinality-15 860368 m, 32720 m/sec, 3195313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/255 11/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1025297 m, 32985 m/sec, 3829591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/255 13/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1184114 m, 31763 m/sec, 4457870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/255 14/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1352250 m, 33627 m/sec, 5093358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/255 16/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1513625 m, 32275 m/sec, 5708563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/255 18/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1671514 m, 31577 m/sec, 6342339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/255 19/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1828244 m, 31346 m/sec, 6976153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/255 21/2000 HirschbergSinclair-PT-50-LTLCardinality-15 1989792 m, 32309 m/sec, 7604301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/255 23/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2146399 m, 31321 m/sec, 8227400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/255 24/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2296378 m, 29995 m/sec, 8817471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/255 26/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2444830 m, 29690 m/sec, 9456145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/255 27/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2584858 m, 28005 m/sec, 10091861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/255 28/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2722398 m, 27508 m/sec, 10729889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/255 29/2000 HirschbergSinclair-PT-50-LTLCardinality-15 2872210 m, 29962 m/sec, 11358694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/255 31/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3019970 m, 29552 m/sec, 11995342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/255 32/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3167307 m, 29467 m/sec, 12630029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/255 34/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3310950 m, 28728 m/sec, 13263380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/255 35/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3476067 m, 33023 m/sec, 13901837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/255 37/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3636836 m, 32153 m/sec, 14540342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/255 39/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3791010 m, 30834 m/sec, 15178377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/255 40/2000 HirschbergSinclair-PT-50-LTLCardinality-15 3950444 m, 31886 m/sec, 15809896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/255 42/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4104565 m, 30824 m/sec, 16444993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/255 43/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4244218 m, 27930 m/sec, 17079319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/255 45/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4383630 m, 27882 m/sec, 17712015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/255 46/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4527506 m, 28775 m/sec, 18345696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/255 48/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4676711 m, 29841 m/sec, 18971872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/255 49/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4817113 m, 28080 m/sec, 19601950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/255 50/2000 HirschbergSinclair-PT-50-LTLCardinality-15 4961445 m, 28866 m/sec, 20230046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/255 52/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5106716 m, 29054 m/sec, 20850797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/255 53/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5248144 m, 28285 m/sec, 21483394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/255 55/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5384664 m, 27304 m/sec, 22118585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/255 56/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5532056 m, 29478 m/sec, 22749063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/255 58/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5672574 m, 28103 m/sec, 23379861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/255 59/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5815692 m, 28623 m/sec, 24006884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/255 61/2000 HirschbergSinclair-PT-50-LTLCardinality-15 5943556 m, 25572 m/sec, 24606863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/255 62/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6069731 m, 25235 m/sec, 25233003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/255 63/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6196589 m, 25371 m/sec, 25860089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 210/255 64/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6317621 m, 24206 m/sec, 26490049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 215/255 65/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6449129 m, 26301 m/sec, 27108846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 220/255 67/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6583048 m, 26783 m/sec, 27738224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 225/255 68/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6710604 m, 25511 m/sec, 28363798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 230/255 69/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6842748 m, 26428 m/sec, 28986711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 235/255 70/2000 HirschbergSinclair-PT-50-LTLCardinality-15 6970344 m, 25519 m/sec, 29609759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 240/255 72/2000 HirschbergSinclair-PT-50-LTLCardinality-15 7112984 m, 28528 m/sec, 30228844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 245/255 73/2000 HirschbergSinclair-PT-50-LTLCardinality-15 7263912 m, 30185 m/sec, 30850009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 250/255 75/2000 HirschbergSinclair-PT-50-LTLCardinality-15 7415035 m, 30224 m/sec, 31480399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 255/255 77/2000 HirschbergSinclair-PT-50-LTLCardinality-15 7571346 m, 31262 m/sec, 32109282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 HirschbergSinclair-PT-50-LTLCardinality-14
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 HirschbergSinclair-PT-50-LTLCardinality-15
[[35mlola[0m][I] time limit : 3059 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3237
[[35mlola[0m][I] fired transitions : 3239
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/254 3/5 HirschbergSinclair-PT-50-LTLCardinality-15 182357 m, -1477797 m/sec, 635236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/254 5/5 HirschbergSinclair-PT-50-LTLCardinality-15 365339 m, 36596 m/sec, 1277300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-50-LTLCardinality-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/276 3/2000 HirschbergSinclair-PT-50-LTLCardinality-13 197751 m, 39550 m/sec, 595662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/276 6/2000 HirschbergSinclair-PT-50-LTLCardinality-13 384147 m, 37279 m/sec, 1208038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/276 8/2000 HirschbergSinclair-PT-50-LTLCardinality-13 550572 m, 33285 m/sec, 1818004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/276 10/2000 HirschbergSinclair-PT-50-LTLCardinality-13 726412 m, 35168 m/sec, 2434395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/276 12/2000 HirschbergSinclair-PT-50-LTLCardinality-13 900350 m, 34787 m/sec, 3046929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/276 15/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1068763 m, 33682 m/sec, 3661214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/276 17/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1242581 m, 34763 m/sec, 4270140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/276 19/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1407001 m, 32884 m/sec, 4872536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/276 21/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1580219 m, 34643 m/sec, 5479238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/276 24/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1751228 m, 34201 m/sec, 6080587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/276 26/2000 HirschbergSinclair-PT-50-LTLCardinality-13 1915168 m, 32788 m/sec, 6678740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/276 28/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2075636 m, 32093 m/sec, 7284549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/276 30/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2221741 m, 29221 m/sec, 7892511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/276 32/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2375858 m, 30823 m/sec, 8507581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/276 34/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2523332 m, 29494 m/sec, 9121261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/276 36/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2695365 m, 34406 m/sec, 9736301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/276 38/2000 HirschbergSinclair-PT-50-LTLCardinality-13 2862159 m, 33358 m/sec, 10347733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/276 40/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3013575 m, 30283 m/sec, 10964285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/276 42/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3159710 m, 29227 m/sec, 11552209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/276 44/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3308027 m, 29663 m/sec, 12162977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/276 46/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3470301 m, 32454 m/sec, 12774669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/276 48/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3637481 m, 33436 m/sec, 13387518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/276 50/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3795581 m, 31620 m/sec, 13996723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/276 52/2000 HirschbergSinclair-PT-50-LTLCardinality-13 3940874 m, 29058 m/sec, 14601245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/276 54/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4107421 m, 33309 m/sec, 15195499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/276 55/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4268103 m, 32136 m/sec, 15784395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/276 56/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4415653 m, 29510 m/sec, 16381373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/276 57/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4563207 m, 29510 m/sec, 16979791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/276 58/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4710368 m, 29432 m/sec, 17579458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/276 59/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4858023 m, 29531 m/sec, 18173976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/276 60/2000 HirschbergSinclair-PT-50-LTLCardinality-13 4996979 m, 27791 m/sec, 18745172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/276 61/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5137560 m, 28116 m/sec, 19311792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/276 63/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5281525 m, 28793 m/sec, 19902247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/276 64/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5437096 m, 31114 m/sec, 20510067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/276 66/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5596838 m, 31948 m/sec, 21119844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/276 68/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5754314 m, 31495 m/sec, 21722300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/276 70/2000 HirschbergSinclair-PT-50-LTLCardinality-13 5910848 m, 31306 m/sec, 22311742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/276 71/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6059469 m, 29724 m/sec, 22896234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/276 73/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6230884 m, 34283 m/sec, 23525647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/276 75/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6388270 m, 31477 m/sec, 24152445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/276 77/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6549244 m, 32194 m/sec, 24741439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/276 79/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6698259 m, 29803 m/sec, 25324260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/276 80/2000 HirschbergSinclair-PT-50-LTLCardinality-13 6857431 m, 31834 m/sec, 25905625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/276 82/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7005424 m, 29598 m/sec, 26486005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/276 84/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7164679 m, 31851 m/sec, 27078663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/276 86/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7320255 m, 31115 m/sec, 27682144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/276 87/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7482840 m, 32517 m/sec, 28293877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/276 90/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7646439 m, 32719 m/sec, 28926659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/276 91/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7812781 m, 33268 m/sec, 29550706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/276 94/2000 HirschbergSinclair-PT-50-LTLCardinality-13 7975788 m, 32601 m/sec, 30178003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/276 95/2000 HirschbergSinclair-PT-50-LTLCardinality-13 8136723 m, 32187 m/sec, 30787165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 260/276 97/2000 HirschbergSinclair-PT-50-LTLCardinality-13 8288351 m, 30325 m/sec, 31367097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 265/276 99/2000 HirschbergSinclair-PT-50-LTLCardinality-13 8439882 m, 30306 m/sec, 31948682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 270/276 101/2000 HirschbergSinclair-PT-50-LTLCardinality-13 8605261 m, 33075 m/sec, 32570754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 275/276 103/2000 HirschbergSinclair-PT-50-LTLCardinality-13 8763358 m, 31619 m/sec, 33182748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 HirschbergSinclair-PT-50-LTLCardinality-10
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-50-LTLCardinality-13
[[35mlola[0m][I] time limit : 2764 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1023
[[35mlola[0m][I] fired transitions : 1023
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/276 3/5 HirschbergSinclair-PT-50-LTLCardinality-13 208064 m, -1711058 m/sec, 628686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-50-LTLCardinality-09
[[35mlola[0m][I] time limit : 306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/306 2/2000 HirschbergSinclair-PT-50-LTLCardinality-09 107537 m, 21507 m/sec, 636273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/306 3/2000 HirschbergSinclair-PT-50-LTLCardinality-09 186904 m, 15873 m/sec, 1279385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/306 3/2000 HirschbergSinclair-PT-50-LTLCardinality-09 274817 m, 17582 m/sec, 1908337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/306 4/2000 HirschbergSinclair-PT-50-LTLCardinality-09 352482 m, 15533 m/sec, 2549160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/306 5/2000 HirschbergSinclair-PT-50-LTLCardinality-09 423771 m, 14257 m/sec, 3198073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/306 6/2000 HirschbergSinclair-PT-50-LTLCardinality-09 487038 m, 12653 m/sec, 3845451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/306 6/2000 HirschbergSinclair-PT-50-LTLCardinality-09 550065 m, 12605 m/sec, 4489208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/306 7/2000 HirschbergSinclair-PT-50-LTLCardinality-09 637385 m, 17464 m/sec, 5118774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/306 8/2000 HirschbergSinclair-PT-50-LTLCardinality-09 707153 m, 13953 m/sec, 5756481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/306 9/2000 HirschbergSinclair-PT-50-LTLCardinality-09 770551 m, 12679 m/sec, 6391975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/306 9/2000 HirschbergSinclair-PT-50-LTLCardinality-09 841486 m, 14187 m/sec, 7016186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/306 10/2000 HirschbergSinclair-PT-50-LTLCardinality-09 906458 m, 12994 m/sec, 7643008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/306 10/2000 HirschbergSinclair-PT-50-LTLCardinality-09 974537 m, 13615 m/sec, 8278052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/306 11/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1052567 m, 15606 m/sec, 8916722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/306 12/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1134461 m, 16378 m/sec, 9547382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/306 12/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1212102 m, 15528 m/sec, 10175284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/306 13/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1289234 m, 15426 m/sec, 10807319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/306 14/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1366783 m, 15509 m/sec, 11428874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/306 14/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1435751 m, 13793 m/sec, 12053859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/306 15/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1506191 m, 14088 m/sec, 12685465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/306 15/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1576149 m, 13991 m/sec, 13318742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/306 16/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1648999 m, 14570 m/sec, 13946020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/306 17/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1710930 m, 12386 m/sec, 14591728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/306 17/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1767711 m, 11356 m/sec, 15235021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/306 18/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1828544 m, 12166 m/sec, 15878188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/306 18/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1889274 m, 12146 m/sec, 16521664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/306 19/2000 HirschbergSinclair-PT-50-LTLCardinality-09 1952265 m, 12598 m/sec, 17154812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/306 20/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2041267 m, 17800 m/sec, 17782609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/306 21/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2115803 m, 14907 m/sec, 18416597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/306 22/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2185309 m, 13901 m/sec, 19052460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/306 22/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2247148 m, 12367 m/sec, 19692694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/306 23/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2313681 m, 13306 m/sec, 20323609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/306 24/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2382206 m, 13705 m/sec, 20948254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/306 24/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2446978 m, 12954 m/sec, 21572450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/306 25/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2505395 m, 11683 m/sec, 22205139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/306 25/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2570808 m, 13082 m/sec, 22838713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/306 26/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2632315 m, 12301 m/sec, 23474952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/306 27/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2690115 m, 11560 m/sec, 24111963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/306 27/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2743824 m, 10741 m/sec, 24747058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/306 28/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2791326 m, 9500 m/sec, 25386530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/306 28/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2847908 m, 11316 m/sec, 26017058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/306 29/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2899536 m, 10325 m/sec, 26647975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/306 29/2000 HirschbergSinclair-PT-50-LTLCardinality-09 2954339 m, 10960 m/sec, 27279718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/306 30/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3026273 m, 14386 m/sec, 27905294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/306 30/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3091225 m, 12990 m/sec, 28526191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/306 31/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3151737 m, 12102 m/sec, 29156421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/306 32/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3209252 m, 11503 m/sec, 29787410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/306 32/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3262893 m, 10728 m/sec, 30418827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/306 33/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3311109 m, 9643 m/sec, 31053565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/306 33/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3369980 m, 11774 m/sec, 31668957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/306 34/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3430784 m, 12160 m/sec, 32287176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/306 34/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3483821 m, 10607 m/sec, 32898959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/306 35/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3537807 m, 10797 m/sec, 33511956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/306 35/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3591176 m, 10673 m/sec, 34127369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/306 36/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3641207 m, 10006 m/sec, 34753121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/306 36/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3694302 m, 10619 m/sec, 35384606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/306 37/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3760524 m, 13244 m/sec, 36020720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/306 38/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3816381 m, 11171 m/sec, 36658868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/306 38/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3885038 m, 13731 m/sec, 37287744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/306 38/2000 HirschbergSinclair-PT-50-LTLCardinality-09 3942622 m, 11516 m/sec, 37919989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/306 39/2000 HirschbergSinclair-PT-50-LTLCardinality-09 4015861 m, 14647 m/sec, 38540629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-50-LTLCardinality-08
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-50-LTLCardinality-09
[[35mlola[0m][I] time limit : 2444 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1276
[[35mlola[0m][I] fired transitions : 2500
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/305 2/5 HirschbergSinclair-PT-50-LTLCardinality-09 107398 m, -781692 m/sec, 635404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/305 3/5 HirschbergSinclair-PT-50-LTLCardinality-09 185729 m, 15666 m/sec, 1272579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/305 3/5 HirschbergSinclair-PT-50-LTLCardinality-09 273429 m, 17540 m/sec, 1898837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/305 4/5 HirschbergSinclair-PT-50-LTLCardinality-09 351262 m, 15566 m/sec, 2539501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/305 5/5 HirschbergSinclair-PT-50-LTLCardinality-09 422561 m, 14259 m/sec, 3186165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 HirschbergSinclair-PT-50-LTLCardinality-07
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2659
[[35mlola[0m][I] fired transitions : 4045
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 HirschbergSinclair-PT-50-LTLCardinality-05
[[35mlola[0m][I] time limit : 402 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1021
[[35mlola[0m][I] fired transitions : 1021
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 HirschbergSinclair-PT-50-LTLCardinality-04
[[35mlola[0m][I] time limit : 482 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/482 3/2000 HirschbergSinclair-PT-50-LTLCardinality-04 236398 m, 47279 m/sec, 546754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/482 5/2000 HirschbergSinclair-PT-50-LTLCardinality-04 412225 m, 35165 m/sec, 1102785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/482 6/2000 HirschbergSinclair-PT-50-LTLCardinality-04 565990 m, 30753 m/sec, 1669790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/482 7/2000 HirschbergSinclair-PT-50-LTLCardinality-04 740296 m, 34861 m/sec, 2216392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/482 9/2000 HirschbergSinclair-PT-50-LTLCardinality-04 889486 m, 29838 m/sec, 2772500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/482 10/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1033846 m, 28872 m/sec, 3323919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/482 11/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1172250 m, 27680 m/sec, 3890195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/482 12/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1300621 m, 25674 m/sec, 4472167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/482 13/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1415309 m, 22937 m/sec, 5055010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/482 14/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1566415 m, 30221 m/sec, 5624105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/482 16/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1731421 m, 33001 m/sec, 6175405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/482 17/2000 HirschbergSinclair-PT-50-LTLCardinality-04 1881763 m, 30068 m/sec, 6728799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/482 19/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2023438 m, 28335 m/sec, 7277965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/482 20/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2147089 m, 24730 m/sec, 7841302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/482 21/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2269260 m, 24434 m/sec, 8405887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/482 22/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2413549 m, 28857 m/sec, 8950348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/482 23/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2552023 m, 27694 m/sec, 9493729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/482 24/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2661652 m, 21925 m/sec, 10015056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/482 25/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2772103 m, 22090 m/sec, 10556250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/482 26/2000 HirschbergSinclair-PT-50-LTLCardinality-04 2888329 m, 23245 m/sec, 11096834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/482 27/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3002386 m, 22811 m/sec, 11617609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/482 28/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3109456 m, 21414 m/sec, 12137392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/482 29/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3221459 m, 22400 m/sec, 12689191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/482 30/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3339637 m, 23635 m/sec, 13253892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/482 31/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3480395 m, 28151 m/sec, 13826473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/482 32/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3647762 m, 33473 m/sec, 14385247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/482 33/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3807528 m, 31953 m/sec, 14936588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/482 35/2000 HirschbergSinclair-PT-50-LTLCardinality-04 3959902 m, 30474 m/sec, 15489514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/482 36/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4100065 m, 28032 m/sec, 16040159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/482 37/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4235260 m, 27039 m/sec, 16600299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/482 38/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4395337 m, 32015 m/sec, 17150178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/482 39/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4552357 m, 31404 m/sec, 17692217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/482 40/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4679707 m, 25470 m/sec, 18236825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/482 41/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4817981 m, 27654 m/sec, 18783997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/482 42/2000 HirschbergSinclair-PT-50-LTLCardinality-04 4947202 m, 25844 m/sec, 19319523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/482 43/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5071637 m, 24887 m/sec, 19869496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/482 44/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5195404 m, 24753 m/sec, 20430875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/482 45/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5319070 m, 24733 m/sec, 20991090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/482 46/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5445280 m, 25242 m/sec, 21552422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/482 47/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5549659 m, 20875 m/sec, 22133484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/482 48/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5658985 m, 21865 m/sec, 22709813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/482 49/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5763811 m, 20965 m/sec, 23281129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/482 50/2000 HirschbergSinclair-PT-50-LTLCardinality-04 5885665 m, 24370 m/sec, 23841030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/482 51/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6073033 m, 37473 m/sec, 24389156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 225/482 53/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6214631 m, 28319 m/sec, 24944017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 230/482 54/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6364381 m, 29950 m/sec, 25488368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 235/482 55/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6500860 m, 27295 m/sec, 26047030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 240/482 57/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6622591 m, 24346 m/sec, 26608610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 245/482 58/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6730528 m, 21587 m/sec, 27178717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 250/482 59/2000 HirschbergSinclair-PT-50-LTLCardinality-04 6858025 m, 25499 m/sec, 27732169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 255/482 60/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7006396 m, 29674 m/sec, 28274415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 260/482 61/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7141508 m, 27022 m/sec, 28826644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 265/482 62/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7253383 m, 22375 m/sec, 29373464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 270/482 63/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7365445 m, 22412 m/sec, 29925841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 275/482 64/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7477054 m, 22321 m/sec, 30470859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 280/482 65/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7600081 m, 24605 m/sec, 31015745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 285/482 65/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7711450 m, 22273 m/sec, 31548887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 290/482 66/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7823464 m, 22402 m/sec, 32100649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 295/482 67/2000 HirschbergSinclair-PT-50-LTLCardinality-04 7923052 m, 19917 m/sec, 32665167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 300/482 68/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8044465 m, 24282 m/sec, 33225069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 305/482 69/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8145991 m, 20305 m/sec, 33790229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 310/482 70/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8243800 m, 19561 m/sec, 34350885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 315/482 71/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8329261 m, 17092 m/sec, 34921837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 320/482 72/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8429149 m, 19977 m/sec, 35477940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 325/482 72/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8517202 m, 17610 m/sec, 36043452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 330/482 73/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8642558 m, 25071 m/sec, 36593863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 335/482 75/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8791114 m, 29711 m/sec, 37136432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 340/482 76/2000 HirschbergSinclair-PT-50-LTLCardinality-04 8924834 m, 26744 m/sec, 37686549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 345/482 77/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9036226 m, 22278 m/sec, 38232651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 350/482 78/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9147970 m, 22348 m/sec, 38782721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 355/482 79/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9258760 m, 22158 m/sec, 39324892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 360/482 80/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9381844 m, 24616 m/sec, 39871400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 365/482 81/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9493069 m, 22245 m/sec, 40402607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 370/482 82/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9604495 m, 22285 m/sec, 40950984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 375/482 83/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9703327 m, 19766 m/sec, 41512526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 380/482 84/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9802905 m, 19915 m/sec, 42063359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 385/482 85/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9890101 m, 17439 m/sec, 42620799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 390/482 86/2000 HirschbergSinclair-PT-50-LTLCardinality-04 9988198 m, 19619 m/sec, 43148097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 395/482 87/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10099627 m, 22285 m/sec, 43689614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 400/482 88/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10217711 m, 23616 m/sec, 44235202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 405/482 89/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10333294 m, 23116 m/sec, 44773850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 410/482 89/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10441972 m, 21735 m/sec, 45304089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 415/482 90/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10553824 m, 22370 m/sec, 45854310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 420/482 91/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10651498 m, 19534 m/sec, 46399230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 425/482 92/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10742710 m, 18242 m/sec, 46934114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 430/482 92/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10832299 m, 17917 m/sec, 47460778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 435/482 93/2000 HirschbergSinclair-PT-50-LTLCardinality-04 10925563 m, 18652 m/sec, 48010897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 440/482 94/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11016519 m, 18191 m/sec, 48546131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 445/482 95/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11108512 m, 18398 m/sec, 49083325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 450/482 95/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11200003 m, 18298 m/sec, 49622717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 455/482 96/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11291911 m, 18381 m/sec, 50160455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 460/482 97/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11393425 m, 20302 m/sec, 50703798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 465/482 98/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11491231 m, 19561 m/sec, 51243189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 470/482 99/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11584558 m, 18665 m/sec, 51772377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 475/482 99/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11672968 m, 17682 m/sec, 52294066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 480/482 100/2000 HirschbergSinclair-PT-50-LTLCardinality-04 11765527 m, 18511 m/sec, 52835451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 HirschbergSinclair-PT-50-LTLCardinality-03
[[35mlola[0m][I] time limit : 482 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 HirschbergSinclair-PT-50-LTLCardinality-04
[[35mlola[0m][I] time limit : 1929 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/482 2/2000 HirschbergSinclair-PT-50-LTLCardinality-03 131228 m, 26245 m/sec, 591410 t fired, .
[[35mlola[0m][.] 17 LTL EXCL 5/1929 3/5 HirschbergSinclair-PT-50-LTLCardinality-04 228604 m, -2307384 m/sec, 526018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/482 3/2000 HirschbergSinclair-PT-50-LTLCardinality-03 228681 m, 19490 m/sec, 1196211 t fired, .
[[35mlola[0m][.] 17 LTL EXCL 10/385 4/5 HirschbergSinclair-PT-50-LTLCardinality-04 399397 m, 34158 m/sec, 1061668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for HirschbergSinclair-PT-50-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/482 3/2000 HirschbergSinclair-PT-50-LTLCardinality-03 334173 m, 21098 m/sec, 1792123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/482 4/2000 HirschbergSinclair-PT-50-LTLCardinality-03 435031 m, 20171 m/sec, 2393935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/482 5/2000 HirschbergSinclair-PT-50-LTLCardinality-03 523112 m, 17616 m/sec, 3005638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/482 6/2000 HirschbergSinclair-PT-50-LTLCardinality-03 602494 m, 15876 m/sec, 3622093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/482 6/2000 HirschbergSinclair-PT-50-LTLCardinality-03 683701 m, 16241 m/sec, 4237305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/482 7/2000 HirschbergSinclair-PT-50-LTLCardinality-03 784716 m, 20203 m/sec, 4838396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/482 8/2000 HirschbergSinclair-PT-50-LTLCardinality-03 873690 m, 17794 m/sec, 5450252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/482 9/2000 HirschbergSinclair-PT-50-LTLCardinality-03 952460 m, 15754 m/sec, 6061309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/482 9/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1039785 m, 17465 m/sec, 6660152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/482 10/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1128384 m, 17719 m/sec, 7271985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/482 11/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1227102 m, 19743 m/sec, 7878220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/482 11/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1324480 m, 19475 m/sec, 8479071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/482 12/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1425540 m, 20212 m/sec, 9083575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/482 13/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1526579 m, 20207 m/sec, 9684268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/482 14/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1619079 m, 18500 m/sec, 10285986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/482 14/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1696208 m, 15425 m/sec, 10882585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/482 15/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1793060 m, 19370 m/sec, 11477798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/482 16/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1884287 m, 18245 m/sec, 12080467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/482 16/2000 HirschbergSinclair-PT-50-LTLCardinality-03 1975281 m, 18198 m/sec, 12682132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/482 17/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2065549 m, 18053 m/sec, 13286913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/482 18/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2140095 m, 14909 m/sec, 13896703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/482 18/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2211665 m, 14314 m/sec, 14501505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/482 19/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2285763 m, 14819 m/sec, 15103764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/482 20/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2363219 m, 15491 m/sec, 15704675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/482 20/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2437115 m, 14779 m/sec, 16308759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/482 21/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2511723 m, 14921 m/sec, 16913617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/482 21/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2585969 m, 14849 m/sec, 17512672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/482 22/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2690562 m, 20918 m/sec, 18105300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/482 23/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2785007 m, 18889 m/sec, 18700894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/482 24/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2873483 m, 17695 m/sec, 19298077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/482 25/2000 HirschbergSinclair-PT-50-LTLCardinality-03 2954103 m, 16124 m/sec, 19891695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/482 25/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3027867 m, 14752 m/sec, 20491958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/482 26/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3118279 m, 18082 m/sec, 21089728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/482 26/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3195996 m, 15543 m/sec, 21691359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/482 27/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3276388 m, 16078 m/sec, 22291279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/482 28/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3359252 m, 16572 m/sec, 22893381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/482 28/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3429425 m, 14034 m/sec, 23490845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/482 29/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3503578 m, 14830 m/sec, 24092236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/482 30/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3571731 m, 13630 m/sec, 24696548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/482 30/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3630495 m, 11752 m/sec, 25298195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/482 31/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3704222 m, 14745 m/sec, 25895138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/482 31/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3770854 m, 13326 m/sec, 26492142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/482 32/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3829910 m, 11811 m/sec, 27089810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/482 32/2000 HirschbergSinclair-PT-50-LTLCardinality-03 3922225 m, 18463 m/sec, 27684080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/482 33/2000 HirschbergSinclair-PT-50-LTLCardinality-03 4001898 m, 15934 m/sec, 28281989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/482 34/2000 HirschbergSinclair-PT-50-LTLCardinality-03 4073474 m, 14315 m/sec, 28878823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-50-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/482 34/2000 HirschbergSinclair-PT-50-LTLCardinality-03 4144715 m, 14248 m/sec, 29481999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-50-LTLCardinality-10: LTL false LTL model checker[0m

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-50"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-50, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588400131"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-50.tgz
mv HirschbergSinclair-PT-50 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;