fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r203-smll-171649588400124
Last Updated
July 7, 2024

About the Execution of LoLA for HirschbergSinclair-PT-45

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16207.796 3531657.00 3633866.00 12060.60 ???F???????????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588400124.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-45, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588400124
=====================================================================


--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.9K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Apr 13 02:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 176K Apr 13 02:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 02:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 02:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 616K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717101728132

FORMULA HirschbergSinclair-PT-45-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717105259789

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLFireability.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 12 (type CNST) for 9 HirschbergSinclair-PT-45-LTLFireability-03
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 12 (type CNST) for HirschbergSinclair-PT-45-LTLFireability-03
[lola][I] result : false
[lola][I] LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-45-LTLFireability-01
[lola][I] time limit : 211 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 61 (type FNDP) for 25 HirschbergSinclair-PT-45-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 62 (type EQUN) for 25 HirschbergSinclair-PT-45-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 62 (type EQUN) for HirschbergSinclair-PT-45-LTLFireability-07
[lola][I] result : unknown
[lola][I] FINISHED task # 61 (type FNDP) for HirschbergSinclair-PT-45-LTLFireability-07
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 4/239 3/2000 HirschbergSinclair-PT-45-LTLFireability-01 281063 m, 56212 m/sec, 480885 t fired, .
[lola][.]
[lola][.] Time elapsed: 7 secs. Pages in use: 3
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 9/239 5/2000 HirschbergSinclair-PT-45-LTLFireability-01 636233 m, 71034 m/sec, 1110461 t fired, .
[lola][.]
[lola][.] Time elapsed: 12 secs. Pages in use: 5
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 14/239 8/2000 HirschbergSinclair-PT-45-LTLFireability-01 981341 m, 69021 m/sec, 1739603 t fired, .
[lola][.]
[lola][.] Time elapsed: 17 secs. Pages in use: 8
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 19/239 10/2000 HirschbergSinclair-PT-45-LTLFireability-01 1326152 m, 68962 m/sec, 2365050 t fired, .
[lola][.]
[lola][.] Time elapsed: 22 secs. Pages in use: 10
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 24/239 13/2000 HirschbergSinclair-PT-45-LTLFireability-01 1654397 m, 65649 m/sec, 3023037 t fired, .
[lola][.]
[lola][.] Time elapsed: 27 secs. Pages in use: 13
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 29/239 15/2000 HirschbergSinclair-PT-45-LTLFireability-01 1989480 m, 67016 m/sec, 3660902 t fired, .
[lola][.]
[lola][.] Time elapsed: 32 secs. Pages in use: 15
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 34/239 18/2000 HirschbergSinclair-PT-45-LTLFireability-01 2349097 m, 71923 m/sec, 4282238 t fired, .
[lola][.]
[lola][.] Time elapsed: 37 secs. Pages in use: 18
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 39/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-01 2692540 m, 68688 m/sec, 4914193 t fired, .
[lola][.]
[lola][.] Time elapsed: 42 secs. Pages in use: 20
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 44/239 23/2000 HirschbergSinclair-PT-45-LTLFireability-01 3029424 m, 67376 m/sec, 5541625 t fired, .
[lola][.]
[lola][.] Time elapsed: 47 secs. Pages in use: 23
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 49/239 25/2000 HirschbergSinclair-PT-45-LTLFireability-01 3359761 m, 66067 m/sec, 6168157 t fired, .
[lola][.]
[lola][.] Time elapsed: 52 secs. Pages in use: 25
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 54/239 27/2000 HirschbergSinclair-PT-45-LTLFireability-01 3680839 m, 64215 m/sec, 6801465 t fired, .
[lola][.]
[lola][.] Time elapsed: 57 secs. Pages in use: 27
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 59/239 30/2000 HirschbergSinclair-PT-45-LTLFireability-01 4009646 m, 65761 m/sec, 7432674 t fired, .
[lola][.]
[lola][.] Time elapsed: 62 secs. Pages in use: 30
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 64/239 32/2000 HirschbergSinclair-PT-45-LTLFireability-01 4314088 m, 60888 m/sec, 8069154 t fired, .
[lola][.]
[lola][.] Time elapsed: 67 secs. Pages in use: 32
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 69/239 35/2000 HirschbergSinclair-PT-45-LTLFireability-01 4666978 m, 70578 m/sec, 8712178 t fired, .
[lola][.]
[lola][.] Time elapsed: 72 secs. Pages in use: 35
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 74/239 37/2000 HirschbergSinclair-PT-45-LTLFireability-01 4999102 m, 66424 m/sec, 9346034 t fired, .
[lola][.]
[lola][.] Time elapsed: 77 secs. Pages in use: 37
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 79/239 39/2000 HirschbergSinclair-PT-45-LTLFireability-01 5336679 m, 67515 m/sec, 9972664 t fired, .
[lola][.]
[lola][.] Time elapsed: 82 secs. Pages in use: 39
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 84/239 42/2000 HirschbergSinclair-PT-45-LTLFireability-01 5664691 m, 65602 m/sec, 10598723 t fired, .
[lola][.]
[lola][.] Time elapsed: 87 secs. Pages in use: 42
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 89/239 44/2000 HirschbergSinclair-PT-45-LTLFireability-01 5972221 m, 61506 m/sec, 11242833 t fired, .
[lola][.]
[lola][.] Time elapsed: 92 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 94/239 46/2000 HirschbergSinclair-PT-45-LTLFireability-01 6291796 m, 63915 m/sec, 11876382 t fired, .
[lola][.]
[lola][.] Time elapsed: 97 secs. Pages in use: 46
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 99/239 49/2000 HirschbergSinclair-PT-45-LTLFireability-01 6642360 m, 70112 m/sec, 12495722 t fired, .
[lola][.]
[lola][.] Time elapsed: 102 secs. Pages in use: 49
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 104/239 52/2000 HirschbergSinclair-PT-45-LTLFireability-01 6978660 m, 67260 m/sec, 13114193 t fired, .
[lola][.]
[lola][.] Time elapsed: 107 secs. Pages in use: 52
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 109/239 54/2000 HirschbergSinclair-PT-45-LTLFireability-01 7292711 m, 62810 m/sec, 13721542 t fired, .
[lola][.]
[lola][.] Time elapsed: 112 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 114/239 56/2000 HirschbergSinclair-PT-45-LTLFireability-01 7604680 m, 62393 m/sec, 14330498 t fired, .
[lola][.]
[lola][.] Time elapsed: 117 secs. Pages in use: 56
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 119/239 58/2000 HirschbergSinclair-PT-45-LTLFireability-01 7902271 m, 59518 m/sec, 14951056 t fired, .
[lola][.]
[lola][.] Time elapsed: 122 secs. Pages in use: 58
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 124/239 61/2000 HirschbergSinclair-PT-45-LTLFireability-01 8224454 m, 64436 m/sec, 15579384 t fired, .
[lola][.]
[lola][.] Time elapsed: 127 secs. Pages in use: 61
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 129/239 63/2000 HirschbergSinclair-PT-45-LTLFireability-01 8520127 m, 59134 m/sec, 16182916 t fired, .
[lola][.]
[lola][.] Time elapsed: 132 secs. Pages in use: 63
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 134/239 65/2000 HirschbergSinclair-PT-45-LTLFireability-01 8857699 m, 67514 m/sec, 16788148 t fired, .
[lola][.]
[lola][.] Time elapsed: 137 secs. Pages in use: 65
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 139/239 68/2000 HirschbergSinclair-PT-45-LTLFireability-01 9173138 m, 63087 m/sec, 17395650 t fired, .
[lola][.]
[lola][.] Time elapsed: 142 secs. Pages in use: 68
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 144/239 70/2000 HirschbergSinclair-PT-45-LTLFireability-01 9477529 m, 60878 m/sec, 17998512 t fired, .
[lola][.]
[lola][.] Time elapsed: 147 secs. Pages in use: 70
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 149/239 72/2000 HirschbergSinclair-PT-45-LTLFireability-01 9781741 m, 60842 m/sec, 18617329 t fired, .
[lola][.]
[lola][.] Time elapsed: 152 secs. Pages in use: 72
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 154/239 74/2000 HirschbergSinclair-PT-45-LTLFireability-01 10074772 m, 58606 m/sec, 19249332 t fired, .
[lola][.]
[lola][.] Time elapsed: 157 secs. Pages in use: 74
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 159/239 76/2000 HirschbergSinclair-PT-45-LTLFireability-01 10385238 m, 62093 m/sec, 19879663 t fired, .
[lola][.]
[lola][.] Time elapsed: 162 secs. Pages in use: 76
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 164/239 78/2000 HirschbergSinclair-PT-45-LTLFireability-01 10680048 m, 58962 m/sec, 20503455 t fired, .
[lola][.]
[lola][.] Time elapsed: 167 secs. Pages in use: 78
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 169/239 81/2000 HirschbergSinclair-PT-45-LTLFireability-01 11021115 m, 68213 m/sec, 21126107 t fired, .
[lola][.]
[lola][.] Time elapsed: 172 secs. Pages in use: 81
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 174/239 83/2000 HirschbergSinclair-PT-45-LTLFireability-01 11346808 m, 65138 m/sec, 21760323 t fired, .
[lola][.]
[lola][.] Time elapsed: 177 secs. Pages in use: 83
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 179/239 86/2000 HirschbergSinclair-PT-45-LTLFireability-01 11661889 m, 63016 m/sec, 22381406 t fired, .
[lola][.]
[lola][.] Time elapsed: 182 secs. Pages in use: 86
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 184/239 88/2000 HirschbergSinclair-PT-45-LTLFireability-01 11966711 m, 60964 m/sec, 23004056 t fired, .
[lola][.]
[lola][.] Time elapsed: 187 secs. Pages in use: 88
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 189/239 90/2000 HirschbergSinclair-PT-45-LTLFireability-01 12256904 m, 58038 m/sec, 23641201 t fired, .
[lola][.]
[lola][.] Time elapsed: 192 secs. Pages in use: 90
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 194/239 92/2000 HirschbergSinclair-PT-45-LTLFireability-01 12568315 m, 62282 m/sec, 24276926 t fired, .
[lola][.]
[lola][.] Time elapsed: 197 secs. Pages in use: 92
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 199/239 94/2000 HirschbergSinclair-PT-45-LTLFireability-01 12862032 m, 58743 m/sec, 24903005 t fired, .
[lola][.]
[lola][.] Time elapsed: 202 secs. Pages in use: 94
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 204/239 97/2000 HirschbergSinclair-PT-45-LTLFireability-01 13215901 m, 70773 m/sec, 25541735 t fired, .
[lola][.]
[lola][.] Time elapsed: 207 secs. Pages in use: 97
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 209/239 100/2000 HirschbergSinclair-PT-45-LTLFireability-01 13551381 m, 67096 m/sec, 26175790 t fired, .
[lola][.]
[lola][.] Time elapsed: 212 secs. Pages in use: 100
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 214/239 102/2000 HirschbergSinclair-PT-45-LTLFireability-01 13874132 m, 64550 m/sec, 26799584 t fired, .
[lola][.]
[lola][.] Time elapsed: 217 secs. Pages in use: 102
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 219/239 104/2000 HirschbergSinclair-PT-45-LTLFireability-01 14196119 m, 64397 m/sec, 27420084 t fired, .
[lola][.]
[lola][.] Time elapsed: 222 secs. Pages in use: 104
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 224/239 106/2000 HirschbergSinclair-PT-45-LTLFireability-01 14514213 m, 63618 m/sec, 28052852 t fired, .
[lola][.]
[lola][.] Time elapsed: 227 secs. Pages in use: 106
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 229/239 109/2000 HirschbergSinclair-PT-45-LTLFireability-01 14845917 m, 66340 m/sec, 28701862 t fired, .
[lola][.]
[lola][.] Time elapsed: 232 secs. Pages in use: 109
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 234/239 111/2000 HirschbergSinclair-PT-45-LTLFireability-01 15141851 m, 59186 m/sec, 29337399 t fired, .
[lola][.]
[lola][.] Time elapsed: 237 secs. Pages in use: 111
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 239/239 114/2000 HirschbergSinclair-PT-45-LTLFireability-01 15469055 m, 65440 m/sec, 29968571 t fired, .
[lola][.]
[lola][.] Time elapsed: 242 secs. Pages in use: 114
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-01 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 1 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 247 secs. Pages in use: 116
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 58 (type EXCL) for 57 HirschbergSinclair-PT-45-LTLFireability-15
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-45-LTLFireability-01
[lola][I] time limit : 3353 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 4 LTL EXCL 5/3353 4/5 HirschbergSinclair-PT-45-LTLFireability-01 386438 m, -3016523 m/sec, 657110 t fired, .
[lola][.] 58 LTL EXCL 5/239 4/2000 HirschbergSinclair-PT-45-LTLFireability-15 261798 m, 52359 m/sec, 603991 t fired, .
[lola][.]
[lola][.] Time elapsed: 252 secs. Pages in use: 124
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-01 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 10/223 7/2000 HirschbergSinclair-PT-45-LTLFireability-15 511582 m, 49956 m/sec, 1203340 t fired, .
[lola][.]
[lola][.] Time elapsed: 257 secs. Pages in use: 127
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 15/239 10/2000 HirschbergSinclair-PT-45-LTLFireability-15 728474 m, 43378 m/sec, 1787491 t fired, .
[lola][.]
[lola][.] Time elapsed: 262 secs. Pages in use: 127
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 20/239 13/2000 HirschbergSinclair-PT-45-LTLFireability-15 937042 m, 41713 m/sec, 2394780 t fired, .
[lola][.]
[lola][.] Time elapsed: 267 secs. Pages in use: 129
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 25/239 15/2000 HirschbergSinclair-PT-45-LTLFireability-15 1135915 m, 39774 m/sec, 2998768 t fired, .
[lola][.]
[lola][.] Time elapsed: 272 secs. Pages in use: 131
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 30/239 17/2000 HirschbergSinclair-PT-45-LTLFireability-15 1349789 m, 42774 m/sec, 3599203 t fired, .
[lola][.]
[lola][.] Time elapsed: 277 secs. Pages in use: 133
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 35/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-15 1579374 m, 45917 m/sec, 4204019 t fired, .
[lola][.]
[lola][.] Time elapsed: 282 secs. Pages in use: 136
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 40/239 23/2000 HirschbergSinclair-PT-45-LTLFireability-15 1791519 m, 42429 m/sec, 4805912 t fired, .
[lola][.]
[lola][.] Time elapsed: 287 secs. Pages in use: 139
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 45/239 25/2000 HirschbergSinclair-PT-45-LTLFireability-15 1982813 m, 38258 m/sec, 5410173 t fired, .
[lola][.]
[lola][.] Time elapsed: 292 secs. Pages in use: 141
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 50/239 27/2000 HirschbergSinclair-PT-45-LTLFireability-15 2197600 m, 42957 m/sec, 6005483 t fired, .
[lola][.]
[lola][.] Time elapsed: 297 secs. Pages in use: 143
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 55/239 29/2000 HirschbergSinclair-PT-45-LTLFireability-15 2406143 m, 41708 m/sec, 6605460 t fired, .
[lola][.]
[lola][.] Time elapsed: 302 secs. Pages in use: 145
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 60/239 32/2000 HirschbergSinclair-PT-45-LTLFireability-15 2607088 m, 40189 m/sec, 7214295 t fired, .
[lola][.]
[lola][.] Time elapsed: 307 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 65/239 34/2000 HirschbergSinclair-PT-45-LTLFireability-15 2784694 m, 35521 m/sec, 7817580 t fired, .
[lola][.]
[lola][.] Time elapsed: 312 secs. Pages in use: 150
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 70/239 36/2000 HirschbergSinclair-PT-45-LTLFireability-15 2969085 m, 36878 m/sec, 8424142 t fired, .
[lola][.]
[lola][.] Time elapsed: 317 secs. Pages in use: 152
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 75/239 38/2000 HirschbergSinclair-PT-45-LTLFireability-15 3144498 m, 35082 m/sec, 9017049 t fired, .
[lola][.]
[lola][.] Time elapsed: 322 secs. Pages in use: 154
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 80/239 41/2000 HirschbergSinclair-PT-45-LTLFireability-15 3370969 m, 45294 m/sec, 9628364 t fired, .
[lola][.]
[lola][.] Time elapsed: 327 secs. Pages in use: 157
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 85/239 44/2000 HirschbergSinclair-PT-45-LTLFireability-15 3578306 m, 41467 m/sec, 10235143 t fired, .
[lola][.]
[lola][.] Time elapsed: 332 secs. Pages in use: 160
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 90/239 47/2000 HirschbergSinclair-PT-45-LTLFireability-15 3782873 m, 40913 m/sec, 10832789 t fired, .
[lola][.]
[lola][.] Time elapsed: 337 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 95/239 49/2000 HirschbergSinclair-PT-45-LTLFireability-15 3995271 m, 42479 m/sec, 11432937 t fired, .
[lola][.]
[lola][.] Time elapsed: 342 secs. Pages in use: 165
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 100/239 52/2000 HirschbergSinclair-PT-45-LTLFireability-15 4193576 m, 39661 m/sec, 12040176 t fired, .
[lola][.]
[lola][.] Time elapsed: 347 secs. Pages in use: 168
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 105/239 54/2000 HirschbergSinclair-PT-45-LTLFireability-15 4367488 m, 34782 m/sec, 12642799 t fired, .
[lola][.]
[lola][.] Time elapsed: 352 secs. Pages in use: 170
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 110/239 57/2000 HirschbergSinclair-PT-45-LTLFireability-15 4553218 m, 37146 m/sec, 13244421 t fired, .
[lola][.]
[lola][.] Time elapsed: 357 secs. Pages in use: 173
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 115/239 59/2000 HirschbergSinclair-PT-45-LTLFireability-15 4722752 m, 33906 m/sec, 13854955 t fired, .
[lola][.]
[lola][.] Time elapsed: 362 secs. Pages in use: 175
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 120/239 61/2000 HirschbergSinclair-PT-45-LTLFireability-15 4876584 m, 30766 m/sec, 14442625 t fired, .
[lola][.]
[lola][.] Time elapsed: 367 secs. Pages in use: 177
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 125/239 63/2000 HirschbergSinclair-PT-45-LTLFireability-15 5068631 m, 38409 m/sec, 15046197 t fired, .
[lola][.]
[lola][.] Time elapsed: 372 secs. Pages in use: 179
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 130/239 65/2000 HirschbergSinclair-PT-45-LTLFireability-15 5250416 m, 36357 m/sec, 15644241 t fired, .
[lola][.]
[lola][.] Time elapsed: 377 secs. Pages in use: 181
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 135/239 66/2000 HirschbergSinclair-PT-45-LTLFireability-15 5418958 m, 33708 m/sec, 16232721 t fired, .
[lola][.]
[lola][.] Time elapsed: 382 secs. Pages in use: 182
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 140/239 69/2000 HirschbergSinclair-PT-45-LTLFireability-15 5622028 m, 40614 m/sec, 16837777 t fired, .
[lola][.]
[lola][.] Time elapsed: 387 secs. Pages in use: 185
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 145/239 71/2000 HirschbergSinclair-PT-45-LTLFireability-15 5810824 m, 37759 m/sec, 17439607 t fired, .
[lola][.]
[lola][.] Time elapsed: 392 secs. Pages in use: 187
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 150/239 73/2000 HirschbergSinclair-PT-45-LTLFireability-15 5991618 m, 36158 m/sec, 18038775 t fired, .
[lola][.]
[lola][.] Time elapsed: 397 secs. Pages in use: 189
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 155/239 76/2000 HirschbergSinclair-PT-45-LTLFireability-15 6161627 m, 34001 m/sec, 18631826 t fired, .
[lola][.]
[lola][.] Time elapsed: 402 secs. Pages in use: 192
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 160/239 77/2000 HirschbergSinclair-PT-45-LTLFireability-15 6326079 m, 32890 m/sec, 19230291 t fired, .
[lola][.]
[lola][.] Time elapsed: 407 secs. Pages in use: 193
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 165/239 79/2000 HirschbergSinclair-PT-45-LTLFireability-15 6490076 m, 32799 m/sec, 19816173 t fired, .
[lola][.]
[lola][.] Time elapsed: 412 secs. Pages in use: 195
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 170/239 81/2000 HirschbergSinclair-PT-45-LTLFireability-15 6676023 m, 37189 m/sec, 20411042 t fired, .
[lola][.]
[lola][.] Time elapsed: 417 secs. Pages in use: 197
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 175/239 83/2000 HirschbergSinclair-PT-45-LTLFireability-15 6856875 m, 36170 m/sec, 21006980 t fired, .
[lola][.]
[lola][.] Time elapsed: 422 secs. Pages in use: 199
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 180/239 85/2000 HirschbergSinclair-PT-45-LTLFireability-15 7039420 m, 36509 m/sec, 21597949 t fired, .
[lola][.]
[lola][.] Time elapsed: 427 secs. Pages in use: 201
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 185/239 87/2000 HirschbergSinclair-PT-45-LTLFireability-15 7236742 m, 39464 m/sec, 22206536 t fired, .
[lola][.]
[lola][.] Time elapsed: 432 secs. Pages in use: 203
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 190/239 89/2000 HirschbergSinclair-PT-45-LTLFireability-15 7413880 m, 35427 m/sec, 22805903 t fired, .
[lola][.]
[lola][.] Time elapsed: 437 secs. Pages in use: 205
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 195/239 92/2000 HirschbergSinclair-PT-45-LTLFireability-15 7598990 m, 37022 m/sec, 23409848 t fired, .
[lola][.]
[lola][.] Time elapsed: 442 secs. Pages in use: 208
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 200/239 94/2000 HirschbergSinclair-PT-45-LTLFireability-15 7791611 m, 38524 m/sec, 24003928 t fired, .
[lola][.]
[lola][.] Time elapsed: 447 secs. Pages in use: 210
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 205/239 97/2000 HirschbergSinclair-PT-45-LTLFireability-15 8010544 m, 43786 m/sec, 24607095 t fired, .
[lola][.]
[lola][.] Time elapsed: 452 secs. Pages in use: 213
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 210/239 99/2000 HirschbergSinclair-PT-45-LTLFireability-15 8202474 m, 38386 m/sec, 25203238 t fired, .
[lola][.]
[lola][.] Time elapsed: 457 secs. Pages in use: 215
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 215/239 102/2000 HirschbergSinclair-PT-45-LTLFireability-15 8412364 m, 41978 m/sec, 25794051 t fired, .
[lola][.]
[lola][.] Time elapsed: 462 secs. Pages in use: 218
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 220/239 104/2000 HirschbergSinclair-PT-45-LTLFireability-15 8616819 m, 40891 m/sec, 26376063 t fired, .
[lola][.]
[lola][.] Time elapsed: 467 secs. Pages in use: 220
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 225/239 107/2000 HirschbergSinclair-PT-45-LTLFireability-15 8803943 m, 37424 m/sec, 26957682 t fired, .
[lola][.]
[lola][.] Time elapsed: 472 secs. Pages in use: 223
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 230/239 109/2000 HirschbergSinclair-PT-45-LTLFireability-15 8970611 m, 33333 m/sec, 27534539 t fired, .
[lola][.]
[lola][.] Time elapsed: 477 secs. Pages in use: 225
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 58 LTL EXCL 235/239 112/2000 HirschbergSinclair-PT-45-LTLFireability-15 9149929 m, 35863 m/sec, 28114447 t fired, .
[lola][.]
[lola][.] Time elapsed: 482 secs. Pages in use: 228
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 58 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-15 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 487 secs. Pages in use: 230
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 53 (type EXCL) for 50 HirschbergSinclair-PT-45-LTLFireability-14
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 58 (type EXCL) for 57 HirschbergSinclair-PT-45-LTLFireability-15
[lola][I] time limit : 3113 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 5/239 3/2000 HirschbergSinclair-PT-45-LTLFireability-14 170639 m, 34127 m/sec, 554267 t fired, .
[lola][.] 58 LTL EXCL 5/3113 4/5 HirschbergSinclair-PT-45-LTLFireability-15 241544 m, -1781677 m/sec, 552809 t fired, .
[lola][.]
[lola][.] Time elapsed: 492 secs. Pages in use: 237
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 58 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-15 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 10/239 5/2000 HirschbergSinclair-PT-45-LTLFireability-14 330615 m, 31995 m/sec, 1137253 t fired, .
[lola][.]
[lola][.] Time elapsed: 497 secs. Pages in use: 239
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 15/239 7/2000 HirschbergSinclair-PT-45-LTLFireability-14 495893 m, 33055 m/sec, 1747024 t fired, .
[lola][.]
[lola][.] Time elapsed: 502 secs. Pages in use: 239
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 20/239 9/2000 HirschbergSinclair-PT-45-LTLFireability-14 636364 m, 28094 m/sec, 2362174 t fired, .
[lola][.]
[lola][.] Time elapsed: 507 secs. Pages in use: 239
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 25/239 10/2000 HirschbergSinclair-PT-45-LTLFireability-14 761683 m, 25063 m/sec, 2964053 t fired, .
[lola][.]
[lola][.] Time elapsed: 512 secs. Pages in use: 240
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 30/239 12/2000 HirschbergSinclair-PT-45-LTLFireability-14 880722 m, 23807 m/sec, 3569040 t fired, .
[lola][.]
[lola][.] Time elapsed: 517 secs. Pages in use: 242
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 35/239 13/2000 HirschbergSinclair-PT-45-LTLFireability-14 1023367 m, 28529 m/sec, 4166333 t fired, .
[lola][.]
[lola][.] Time elapsed: 522 secs. Pages in use: 243
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 40/239 15/2000 HirschbergSinclair-PT-45-LTLFireability-14 1157801 m, 26886 m/sec, 4769103 t fired, .
[lola][.]
[lola][.] Time elapsed: 527 secs. Pages in use: 245
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 45/239 17/2000 HirschbergSinclair-PT-45-LTLFireability-14 1311230 m, 30685 m/sec, 5376751 t fired, .
[lola][.]
[lola][.] Time elapsed: 532 secs. Pages in use: 247
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 50/239 18/2000 HirschbergSinclair-PT-45-LTLFireability-14 1445635 m, 26881 m/sec, 5982985 t fired, .
[lola][.]
[lola][.] Time elapsed: 537 secs. Pages in use: 248
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 55/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-14 1565089 m, 23890 m/sec, 6563276 t fired, .
[lola][.]
[lola][.] Time elapsed: 542 secs. Pages in use: 250
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 60/239 21/2000 HirschbergSinclair-PT-45-LTLFireability-14 1696979 m, 26378 m/sec, 7167092 t fired, .
[lola][.]
[lola][.] Time elapsed: 547 secs. Pages in use: 251
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 65/239 23/2000 HirschbergSinclair-PT-45-LTLFireability-14 1831215 m, 26847 m/sec, 7755284 t fired, .
[lola][.]
[lola][.] Time elapsed: 552 secs. Pages in use: 253
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 70/239 24/2000 HirschbergSinclair-PT-45-LTLFireability-14 1959724 m, 25701 m/sec, 8377298 t fired, .
[lola][.]
[lola][.] Time elapsed: 557 secs. Pages in use: 254
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 75/239 25/2000 HirschbergSinclair-PT-45-LTLFireability-14 2071249 m, 22305 m/sec, 9006454 t fired, .
[lola][.]
[lola][.] Time elapsed: 562 secs. Pages in use: 255
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 80/239 27/2000 HirschbergSinclair-PT-45-LTLFireability-14 2184895 m, 22729 m/sec, 9633142 t fired, .
[lola][.]
[lola][.] Time elapsed: 567 secs. Pages in use: 257
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 85/239 28/2000 HirschbergSinclair-PT-45-LTLFireability-14 2300934 m, 23207 m/sec, 10246306 t fired, .
[lola][.]
[lola][.] Time elapsed: 572 secs. Pages in use: 258
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 90/239 30/2000 HirschbergSinclair-PT-45-LTLFireability-14 2445184 m, 28850 m/sec, 10843951 t fired, .
[lola][.]
[lola][.] Time elapsed: 577 secs. Pages in use: 260
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 95/239 32/2000 HirschbergSinclair-PT-45-LTLFireability-14 2575431 m, 26049 m/sec, 11424009 t fired, .
[lola][.]
[lola][.] Time elapsed: 582 secs. Pages in use: 262
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 100/239 33/2000 HirschbergSinclair-PT-45-LTLFireability-14 2690000 m, 22913 m/sec, 12005281 t fired, .
[lola][.]
[lola][.] Time elapsed: 587 secs. Pages in use: 263
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 105/239 35/2000 HirschbergSinclair-PT-45-LTLFireability-14 2826897 m, 27379 m/sec, 12597965 t fired, .
[lola][.]
[lola][.] Time elapsed: 592 secs. Pages in use: 265
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 110/239 36/2000 HirschbergSinclair-PT-45-LTLFireability-14 2954349 m, 25490 m/sec, 13183457 t fired, .
[lola][.]
[lola][.] Time elapsed: 597 secs. Pages in use: 266
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 115/239 38/2000 HirschbergSinclair-PT-45-LTLFireability-14 3088131 m, 26756 m/sec, 13781071 t fired, .
[lola][.]
[lola][.] Time elapsed: 602 secs. Pages in use: 268
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 120/239 40/2000 HirschbergSinclair-PT-45-LTLFireability-14 3204791 m, 23332 m/sec, 14363722 t fired, .
[lola][.]
[lola][.] Time elapsed: 607 secs. Pages in use: 270
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 125/239 41/2000 HirschbergSinclair-PT-45-LTLFireability-14 3313177 m, 21677 m/sec, 14978434 t fired, .
[lola][.]
[lola][.] Time elapsed: 612 secs. Pages in use: 271
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 130/239 43/2000 HirschbergSinclair-PT-45-LTLFireability-14 3428906 m, 23145 m/sec, 15561199 t fired, .
[lola][.]
[lola][.] Time elapsed: 617 secs. Pages in use: 273
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 135/239 44/2000 HirschbergSinclair-PT-45-LTLFireability-14 3529015 m, 20021 m/sec, 16155424 t fired, .
[lola][.]
[lola][.] Time elapsed: 622 secs. Pages in use: 274
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 140/239 45/2000 HirschbergSinclair-PT-45-LTLFireability-14 3625457 m, 19288 m/sec, 16716939 t fired, .
[lola][.]
[lola][.] Time elapsed: 627 secs. Pages in use: 275
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 145/239 46/2000 HirschbergSinclair-PT-45-LTLFireability-14 3719309 m, 18770 m/sec, 17275540 t fired, .
[lola][.]
[lola][.] Time elapsed: 632 secs. Pages in use: 276
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 150/239 47/2000 HirschbergSinclair-PT-45-LTLFireability-14 3815584 m, 19255 m/sec, 17882492 t fired, .
[lola][.]
[lola][.] Time elapsed: 637 secs. Pages in use: 277
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 155/239 49/2000 HirschbergSinclair-PT-45-LTLFireability-14 3932852 m, 23453 m/sec, 18454836 t fired, .
[lola][.]
[lola][.] Time elapsed: 642 secs. Pages in use: 279
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 160/239 50/2000 HirschbergSinclair-PT-45-LTLFireability-14 4042639 m, 21957 m/sec, 19049576 t fired, .
[lola][.]
[lola][.] Time elapsed: 647 secs. Pages in use: 280
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 165/239 51/2000 HirschbergSinclair-PT-45-LTLFireability-14 4149213 m, 21314 m/sec, 19606782 t fired, .
[lola][.]
[lola][.] Time elapsed: 652 secs. Pages in use: 281
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 170/239 52/2000 HirschbergSinclair-PT-45-LTLFireability-14 4249225 m, 20002 m/sec, 20191110 t fired, .
[lola][.]
[lola][.] Time elapsed: 657 secs. Pages in use: 282
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 175/239 54/2000 HirschbergSinclair-PT-45-LTLFireability-14 4381725 m, 26500 m/sec, 20796256 t fired, .
[lola][.]
[lola][.] Time elapsed: 662 secs. Pages in use: 284
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 180/239 55/2000 HirschbergSinclair-PT-45-LTLFireability-14 4498161 m, 23287 m/sec, 21372420 t fired, .
[lola][.]
[lola][.] Time elapsed: 667 secs. Pages in use: 285
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 185/239 56/2000 HirschbergSinclair-PT-45-LTLFireability-14 4603722 m, 21112 m/sec, 21982403 t fired, .
[lola][.]
[lola][.] Time elapsed: 672 secs. Pages in use: 286
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 190/239 58/2000 HirschbergSinclair-PT-45-LTLFireability-14 4719883 m, 23232 m/sec, 22550879 t fired, .
[lola][.]
[lola][.] Time elapsed: 677 secs. Pages in use: 288
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 195/239 59/2000 HirschbergSinclair-PT-45-LTLFireability-14 4822130 m, 20449 m/sec, 23142870 t fired, .
[lola][.]
[lola][.] Time elapsed: 682 secs. Pages in use: 289
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 200/239 60/2000 HirschbergSinclair-PT-45-LTLFireability-14 4917169 m, 19007 m/sec, 23694394 t fired, .
[lola][.]
[lola][.] Time elapsed: 687 secs. Pages in use: 290
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 205/239 61/2000 HirschbergSinclair-PT-45-LTLFireability-14 5008185 m, 18203 m/sec, 24232557 t fired, .
[lola][.]
[lola][.] Time elapsed: 692 secs. Pages in use: 291
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 210/239 62/2000 HirschbergSinclair-PT-45-LTLFireability-14 5098917 m, 18146 m/sec, 24829243 t fired, .
[lola][.]
[lola][.] Time elapsed: 697 secs. Pages in use: 292
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 215/239 64/2000 HirschbergSinclair-PT-45-LTLFireability-14 5214303 m, 23077 m/sec, 25408991 t fired, .
[lola][.]
[lola][.] Time elapsed: 702 secs. Pages in use: 294
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 220/239 65/2000 HirschbergSinclair-PT-45-LTLFireability-14 5323804 m, 21900 m/sec, 25991106 t fired, .
[lola][.]
[lola][.] Time elapsed: 707 secs. Pages in use: 295
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 225/239 66/2000 HirschbergSinclair-PT-45-LTLFireability-14 5429854 m, 21210 m/sec, 26541410 t fired, .
[lola][.]
[lola][.] Time elapsed: 712 secs. Pages in use: 296
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 230/239 67/2000 HirschbergSinclair-PT-45-LTLFireability-14 5529954 m, 20020 m/sec, 27100648 t fired, .
[lola][.]
[lola][.] Time elapsed: 717 secs. Pages in use: 297
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 53 LTL EXCL 235/239 68/2000 HirschbergSinclair-PT-45-LTLFireability-14 5648351 m, 23679 m/sec, 27712975 t fired, .
[lola][.]
[lola][.] Time elapsed: 722 secs. Pages in use: 298
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 53 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-14 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 1 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 727 secs. Pages in use: 299
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-45-LTLFireability-13
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 53 (type EXCL) for 50 HirschbergSinclair-PT-45-LTLFireability-14
[lola][I] time limit : 2873 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 5/239 2/2000 HirschbergSinclair-PT-45-LTLFireability-13 145641 m, 29128 m/sec, 657422 t fired, .
[lola][.] 53 LTL EXCL 5/2873 3/5 HirschbergSinclair-PT-45-LTLFireability-14 179836 m, -1093703 m/sec, 589748 t fired, .
[lola][.]
[lola][.] Time elapsed: 732 secs. Pages in use: 304
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 1 0 2 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 10/239 4/2000 HirschbergSinclair-PT-45-LTLFireability-13 282931 m, 27458 m/sec, 1343447 t fired, .
[lola][.] 53 LTL EXCL 10/221 5/5 HirschbergSinclair-PT-45-LTLFireability-14 347312 m, 33495 m/sec, 1193662 t fired, .
[lola][.]
[lola][.] Time elapsed: 737 secs. Pages in use: 308
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 53 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-14 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 15/239 5/2000 HirschbergSinclair-PT-45-LTLFireability-13 419427 m, 27299 m/sec, 2027396 t fired, .
[lola][.]
[lola][.] Time elapsed: 742 secs. Pages in use: 308
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 20/239 7/2000 HirschbergSinclair-PT-45-LTLFireability-13 541657 m, 24446 m/sec, 2717112 t fired, .
[lola][.]
[lola][.] Time elapsed: 747 secs. Pages in use: 308
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 25/239 8/2000 HirschbergSinclair-PT-45-LTLFireability-13 663629 m, 24394 m/sec, 3377018 t fired, .
[lola][.]
[lola][.] Time elapsed: 752 secs. Pages in use: 308
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 30/239 10/2000 HirschbergSinclair-PT-45-LTLFireability-13 778714 m, 23017 m/sec, 4068567 t fired, .
[lola][.]
[lola][.] Time elapsed: 757 secs. Pages in use: 309
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 35/239 11/2000 HirschbergSinclair-PT-45-LTLFireability-13 904911 m, 25239 m/sec, 4755623 t fired, .
[lola][.]
[lola][.] Time elapsed: 762 secs. Pages in use: 310
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 40/239 12/2000 HirschbergSinclair-PT-45-LTLFireability-13 1030038 m, 25025 m/sec, 5435283 t fired, .
[lola][.]
[lola][.] Time elapsed: 767 secs. Pages in use: 311
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 45/239 13/2000 HirschbergSinclair-PT-45-LTLFireability-13 1145868 m, 23166 m/sec, 6116403 t fired, .
[lola][.]
[lola][.] Time elapsed: 772 secs. Pages in use: 312
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 50/239 14/2000 HirschbergSinclair-PT-45-LTLFireability-13 1263304 m, 23487 m/sec, 6799539 t fired, .
[lola][.]
[lola][.] Time elapsed: 777 secs. Pages in use: 313
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 55/239 16/2000 HirschbergSinclair-PT-45-LTLFireability-13 1374589 m, 22257 m/sec, 7498901 t fired, .
[lola][.]
[lola][.] Time elapsed: 782 secs. Pages in use: 315
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 60/239 17/2000 HirschbergSinclair-PT-45-LTLFireability-13 1479636 m, 21009 m/sec, 8196638 t fired, .
[lola][.]
[lola][.] Time elapsed: 787 secs. Pages in use: 316
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 65/239 18/2000 HirschbergSinclair-PT-45-LTLFireability-13 1579710 m, 20014 m/sec, 8897257 t fired, .
[lola][.]
[lola][.] Time elapsed: 792 secs. Pages in use: 317
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 70/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-13 1681703 m, 20398 m/sec, 9592336 t fired, .
[lola][.]
[lola][.] Time elapsed: 797 secs. Pages in use: 319
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 75/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-13 1776569 m, 18973 m/sec, 10281586 t fired, .
[lola][.]
[lola][.] Time elapsed: 802 secs. Pages in use: 319
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 80/239 21/2000 HirschbergSinclair-PT-45-LTLFireability-13 1900787 m, 24843 m/sec, 10962436 t fired, .
[lola][.]
[lola][.] Time elapsed: 807 secs. Pages in use: 320
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 85/239 22/2000 HirschbergSinclair-PT-45-LTLFireability-13 2022130 m, 24268 m/sec, 11639648 t fired, .
[lola][.]
[lola][.] Time elapsed: 812 secs. Pages in use: 321
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 90/239 23/2000 HirschbergSinclair-PT-45-LTLFireability-13 2139828 m, 23539 m/sec, 12318053 t fired, .
[lola][.]
[lola][.] Time elapsed: 817 secs. Pages in use: 322
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 95/239 24/2000 HirschbergSinclair-PT-45-LTLFireability-13 2257243 m, 23483 m/sec, 12991557 t fired, .
[lola][.]
[lola][.] Time elapsed: 822 secs. Pages in use: 323
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 100/239 25/2000 HirschbergSinclair-PT-45-LTLFireability-13 2373193 m, 23190 m/sec, 13664674 t fired, .
[lola][.]
[lola][.] Time elapsed: 827 secs. Pages in use: 324
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 105/239 26/2000 HirschbergSinclair-PT-45-LTLFireability-13 2490760 m, 23513 m/sec, 14337186 t fired, .
[lola][.]
[lola][.] Time elapsed: 832 secs. Pages in use: 325
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 110/239 27/2000 HirschbergSinclair-PT-45-LTLFireability-13 2593556 m, 20559 m/sec, 15015327 t fired, .
[lola][.]
[lola][.] Time elapsed: 837 secs. Pages in use: 326
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 115/239 28/2000 HirschbergSinclair-PT-45-LTLFireability-13 2698766 m, 21042 m/sec, 15694472 t fired, .
[lola][.]
[lola][.] Time elapsed: 842 secs. Pages in use: 327
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 120/239 29/2000 HirschbergSinclair-PT-45-LTLFireability-13 2811895 m, 22625 m/sec, 16372585 t fired, .
[lola][.]
[lola][.] Time elapsed: 847 secs. Pages in use: 328
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 125/239 29/2000 HirschbergSinclair-PT-45-LTLFireability-13 2914591 m, 20539 m/sec, 17052884 t fired, .
[lola][.]
[lola][.] Time elapsed: 852 secs. Pages in use: 328
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 130/239 30/2000 HirschbergSinclair-PT-45-LTLFireability-13 3023531 m, 21788 m/sec, 17733964 t fired, .
[lola][.]
[lola][.] Time elapsed: 857 secs. Pages in use: 329
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 135/239 31/2000 HirschbergSinclair-PT-45-LTLFireability-13 3132220 m, 21737 m/sec, 18410912 t fired, .
[lola][.]
[lola][.] Time elapsed: 862 secs. Pages in use: 330
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 140/239 32/2000 HirschbergSinclair-PT-45-LTLFireability-13 3242385 m, 22033 m/sec, 19085292 t fired, .
[lola][.]
[lola][.] Time elapsed: 867 secs. Pages in use: 331
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 145/239 33/2000 HirschbergSinclair-PT-45-LTLFireability-13 3347391 m, 21001 m/sec, 19758544 t fired, .
[lola][.]
[lola][.] Time elapsed: 872 secs. Pages in use: 332
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 150/239 33/2000 HirschbergSinclair-PT-45-LTLFireability-13 3448949 m, 20311 m/sec, 20432756 t fired, .
[lola][.]
[lola][.] Time elapsed: 877 secs. Pages in use: 332
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 155/239 34/2000 HirschbergSinclair-PT-45-LTLFireability-13 3550143 m, 20238 m/sec, 21104479 t fired, .
[lola][.]
[lola][.] Time elapsed: 882 secs. Pages in use: 333
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 160/239 35/2000 HirschbergSinclair-PT-45-LTLFireability-13 3651312 m, 20233 m/sec, 21773587 t fired, .
[lola][.]
[lola][.] Time elapsed: 887 secs. Pages in use: 334
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 165/239 36/2000 HirschbergSinclair-PT-45-LTLFireability-13 3777284 m, 25194 m/sec, 22461982 t fired, .
[lola][.]
[lola][.] Time elapsed: 892 secs. Pages in use: 335
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 170/239 38/2000 HirschbergSinclair-PT-45-LTLFireability-13 3894102 m, 23363 m/sec, 23151080 t fired, .
[lola][.]
[lola][.] Time elapsed: 897 secs. Pages in use: 337
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 175/239 39/2000 HirschbergSinclair-PT-45-LTLFireability-13 4010285 m, 23236 m/sec, 23837115 t fired, .
[lola][.]
[lola][.] Time elapsed: 902 secs. Pages in use: 338
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 180/239 40/2000 HirschbergSinclair-PT-45-LTLFireability-13 4124093 m, 22761 m/sec, 24520372 t fired, .
[lola][.]
[lola][.] Time elapsed: 907 secs. Pages in use: 339
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 185/239 41/2000 HirschbergSinclair-PT-45-LTLFireability-13 4223389 m, 19859 m/sec, 25209728 t fired, .
[lola][.]
[lola][.] Time elapsed: 912 secs. Pages in use: 340
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 190/239 43/2000 HirschbergSinclair-PT-45-LTLFireability-13 4333230 m, 21968 m/sec, 25895194 t fired, .
[lola][.]
[lola][.] Time elapsed: 917 secs. Pages in use: 342
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 195/239 44/2000 HirschbergSinclair-PT-45-LTLFireability-13 4432682 m, 19890 m/sec, 26581750 t fired, .
[lola][.]
[lola][.] Time elapsed: 922 secs. Pages in use: 343
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 200/239 45/2000 HirschbergSinclair-PT-45-LTLFireability-13 4542097 m, 21883 m/sec, 27267382 t fired, .
[lola][.]
[lola][.] Time elapsed: 927 secs. Pages in use: 344
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 205/239 46/2000 HirschbergSinclair-PT-45-LTLFireability-13 4650573 m, 21695 m/sec, 27946584 t fired, .
[lola][.]
[lola][.] Time elapsed: 932 secs. Pages in use: 345
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 210/239 47/2000 HirschbergSinclair-PT-45-LTLFireability-13 4749016 m, 19688 m/sec, 28627592 t fired, .
[lola][.]
[lola][.] Time elapsed: 937 secs. Pages in use: 346
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 215/239 48/2000 HirschbergSinclair-PT-45-LTLFireability-13 4849035 m, 20003 m/sec, 29304918 t fired, .
[lola][.]
[lola][.] Time elapsed: 942 secs. Pages in use: 347
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 220/239 49/2000 HirschbergSinclair-PT-45-LTLFireability-13 4947044 m, 19601 m/sec, 29980876 t fired, .
[lola][.]
[lola][.] Time elapsed: 947 secs. Pages in use: 348
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 225/239 50/2000 HirschbergSinclair-PT-45-LTLFireability-13 5039735 m, 18538 m/sec, 30659525 t fired, .
[lola][.]
[lola][.] Time elapsed: 952 secs. Pages in use: 349
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 230/239 51/2000 HirschbergSinclair-PT-45-LTLFireability-13 5127603 m, 17573 m/sec, 31329134 t fired, .
[lola][.]
[lola][.] Time elapsed: 957 secs. Pages in use: 350
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 235/239 52/2000 HirschbergSinclair-PT-45-LTLFireability-13 5209426 m, 16364 m/sec, 31977438 t fired, .
[lola][.]
[lola][.] Time elapsed: 962 secs. Pages in use: 351
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-13 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 967 secs. Pages in use: 352
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 45 (type EXCL) for 44 HirschbergSinclair-PT-45-LTLFireability-12
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-45-LTLFireability-13
[lola][I] time limit : 2633 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 5/239 3/2000 HirschbergSinclair-PT-45-LTLFireability-12 193289 m, 38657 m/sec, 557137 t fired, .
[lola][.] 48 LTL EXCL 5/2633 2/5 HirschbergSinclair-PT-45-LTLFireability-13 144000 m, -1013085 m/sec, 648069 t fired, .
[lola][.]
[lola][.] Time elapsed: 972 secs. Pages in use: 357
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 10/239 5/2000 HirschbergSinclair-PT-45-LTLFireability-12 339204 m, 29183 m/sec, 1102727 t fired, .
[lola][.] 48 LTL EXCL 10/219 4/5 HirschbergSinclair-PT-45-LTLFireability-13 275072 m, 26214 m/sec, 1303512 t fired, .
[lola][.]
[lola][.] Time elapsed: 977 secs. Pages in use: 361
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 16/239 7/2000 HirschbergSinclair-PT-45-LTLFireability-12 504332 m, 33025 m/sec, 1660437 t fired, .
[lola][.] 48 LTL EXCL 16/219 5/5 HirschbergSinclair-PT-45-LTLFireability-13 405340 m, 26053 m/sec, 1954720 t fired, .
[lola][.]
[lola][.] Time elapsed: 983 secs. Pages in use: 364
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-13 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 21/239 9/2000 HirschbergSinclair-PT-45-LTLFireability-12 676698 m, 34473 m/sec, 2237480 t fired, .
[lola][.]
[lola][.] Time elapsed: 988 secs. Pages in use: 364
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 26/239 11/2000 HirschbergSinclair-PT-45-LTLFireability-12 822875 m, 29235 m/sec, 2816507 t fired, .
[lola][.]
[lola][.] Time elapsed: 993 secs. Pages in use: 364
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 31/239 13/2000 HirschbergSinclair-PT-45-LTLFireability-12 962267 m, 27878 m/sec, 3403678 t fired, .
[lola][.]
[lola][.] Time elapsed: 998 secs. Pages in use: 365
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 36/239 15/2000 HirschbergSinclair-PT-45-LTLFireability-12 1084000 m, 24346 m/sec, 3974949 t fired, .
[lola][.]
[lola][.] Time elapsed: 1003 secs. Pages in use: 367
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 41/239 16/2000 HirschbergSinclair-PT-45-LTLFireability-12 1201986 m, 23597 m/sec, 4533721 t fired, .
[lola][.]
[lola][.] Time elapsed: 1008 secs. Pages in use: 368
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 46/239 18/2000 HirschbergSinclair-PT-45-LTLFireability-12 1310337 m, 21670 m/sec, 5095406 t fired, .
[lola][.]
[lola][.] Time elapsed: 1013 secs. Pages in use: 370
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 51/239 20/2000 HirschbergSinclair-PT-45-LTLFireability-12 1455345 m, 29001 m/sec, 5667529 t fired, .
[lola][.]
[lola][.] Time elapsed: 1018 secs. Pages in use: 372
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 56/239 21/2000 HirschbergSinclair-PT-45-LTLFireability-12 1588547 m, 26640 m/sec, 6228779 t fired, .
[lola][.]
[lola][.] Time elapsed: 1023 secs. Pages in use: 373
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 61/239 22/2000 HirschbergSinclair-PT-45-LTLFireability-12 1711682 m, 24627 m/sec, 6796923 t fired, .
[lola][.]
[lola][.] Time elapsed: 1028 secs. Pages in use: 374
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 66/239 24/2000 HirschbergSinclair-PT-45-LTLFireability-12 1877779 m, 33219 m/sec, 7375488 t fired, .
[lola][.]
[lola][.] Time elapsed: 1033 secs. Pages in use: 376
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 71/239 26/2000 HirschbergSinclair-PT-45-LTLFireability-12 2009039 m, 26252 m/sec, 7951555 t fired, .
[lola][.]
[lola][.] Time elapsed: 1038 secs. Pages in use: 378
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 76/239 28/2000 HirschbergSinclair-PT-45-LTLFireability-12 2146586 m, 27509 m/sec, 8515129 t fired, .
[lola][.]
[lola][.] Time elapsed: 1043 secs. Pages in use: 380
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 81/239 29/2000 HirschbergSinclair-PT-45-LTLFireability-12 2265418 m, 23766 m/sec, 9078489 t fired, .
[lola][.]
[lola][.] Time elapsed: 1048 secs. Pages in use: 381
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 86/239 30/2000 HirschbergSinclair-PT-45-LTLFireability-12 2371966 m, 21309 m/sec, 9601837 t fired, .
[lola][.]
[lola][.] Time elapsed: 1053 secs. Pages in use: 382
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 91/239 32/2000 HirschbergSinclair-PT-45-LTLFireability-12 2499411 m, 25489 m/sec, 10181208 t fired, .
[lola][.]
[lola][.] Time elapsed: 1058 secs. Pages in use: 384
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 96/239 33/2000 HirschbergSinclair-PT-45-LTLFireability-12 2634244 m, 26966 m/sec, 10739814 t fired, .
[lola][.]
[lola][.] Time elapsed: 1063 secs. Pages in use: 385
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 101/239 34/2000 HirschbergSinclair-PT-45-LTLFireability-12 2763790 m, 25909 m/sec, 11286809 t fired, .
[lola][.]
[lola][.] Time elapsed: 1068 secs. Pages in use: 386
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 106/239 36/2000 HirschbergSinclair-PT-45-LTLFireability-12 2888288 m, 24899 m/sec, 11883735 t fired, .
[lola][.]
[lola][.] Time elapsed: 1073 secs. Pages in use: 388
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 111/239 37/2000 HirschbergSinclair-PT-45-LTLFireability-12 2997215 m, 21785 m/sec, 12489356 t fired, .
[lola][.]
[lola][.] Time elapsed: 1078 secs. Pages in use: 389
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 116/239 38/2000 HirschbergSinclair-PT-45-LTLFireability-12 3107921 m, 22141 m/sec, 13094303 t fired, .
[lola][.]
[lola][.] Time elapsed: 1083 secs. Pages in use: 390
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 121/239 39/2000 HirschbergSinclair-PT-45-LTLFireability-12 3211162 m, 20648 m/sec, 13690723 t fired, .
[lola][.]
[lola][.] Time elapsed: 1088 secs. Pages in use: 391
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 126/239 42/2000 HirschbergSinclair-PT-45-LTLFireability-12 3371861 m, 32139 m/sec, 14273946 t fired, .
[lola][.]
[lola][.] Time elapsed: 1093 secs. Pages in use: 394
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 131/239 44/2000 HirschbergSinclair-PT-45-LTLFireability-12 3507655 m, 27158 m/sec, 14856197 t fired, .
[lola][.]
[lola][.] Time elapsed: 1098 secs. Pages in use: 396
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 136/239 46/2000 HirschbergSinclair-PT-45-LTLFireability-12 3645972 m, 27663 m/sec, 15428580 t fired, .
[lola][.]
[lola][.] Time elapsed: 1103 secs. Pages in use: 398
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 141/239 47/2000 HirschbergSinclair-PT-45-LTLFireability-12 3763069 m, 23419 m/sec, 15983516 t fired, .
[lola][.]
[lola][.] Time elapsed: 1108 secs. Pages in use: 399
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 146/239 49/2000 HirschbergSinclair-PT-45-LTLFireability-12 3871893 m, 21764 m/sec, 16518842 t fired, .
[lola][.]
[lola][.] Time elapsed: 1113 secs. Pages in use: 401
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 151/239 50/2000 HirschbergSinclair-PT-45-LTLFireability-12 4002793 m, 26180 m/sec, 17099777 t fired, .
[lola][.]
[lola][.] Time elapsed: 1118 secs. Pages in use: 402
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 156/239 52/2000 HirschbergSinclair-PT-45-LTLFireability-12 4136444 m, 26730 m/sec, 17652331 t fired, .
[lola][.]
[lola][.] Time elapsed: 1123 secs. Pages in use: 404
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 161/239 53/2000 HirschbergSinclair-PT-45-LTLFireability-12 4262421 m, 25195 m/sec, 18194464 t fired, .
[lola][.]
[lola][.] Time elapsed: 1128 secs. Pages in use: 405
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 166/239 55/2000 HirschbergSinclair-PT-45-LTLFireability-12 4399805 m, 27476 m/sec, 18773140 t fired, .
[lola][.]
[lola][.] Time elapsed: 1133 secs. Pages in use: 407
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 171/239 57/2000 HirschbergSinclair-PT-45-LTLFireability-12 4521104 m, 24259 m/sec, 19346696 t fired, .
[lola][.]
[lola][.] Time elapsed: 1138 secs. Pages in use: 409
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 176/239 58/2000 HirschbergSinclair-PT-45-LTLFireability-12 4638565 m, 23492 m/sec, 19899399 t fired, .
[lola][.]
[lola][.] Time elapsed: 1143 secs. Pages in use: 410
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 181/239 59/2000 HirschbergSinclair-PT-45-LTLFireability-12 4744707 m, 21228 m/sec, 20458369 t fired, .
[lola][.]
[lola][.] Time elapsed: 1148 secs. Pages in use: 411
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 186/239 61/2000 HirschbergSinclair-PT-45-LTLFireability-12 4850921 m, 21242 m/sec, 21038041 t fired, .
[lola][.]
[lola][.] Time elapsed: 1153 secs. Pages in use: 413
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 191/239 63/2000 HirschbergSinclair-PT-45-LTLFireability-12 4968419 m, 23499 m/sec, 21590609 t fired, .
[lola][.]
[lola][.] Time elapsed: 1158 secs. Pages in use: 415
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 196/239 64/2000 HirschbergSinclair-PT-45-LTLFireability-12 5072105 m, 20737 m/sec, 22141922 t fired, .
[lola][.]
[lola][.] Time elapsed: 1163 secs. Pages in use: 416
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 201/239 66/2000 HirschbergSinclair-PT-45-LTLFireability-12 5164490 m, 18477 m/sec, 22690785 t fired, .
[lola][.]
[lola][.] Time elapsed: 1168 secs. Pages in use: 418
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 206/239 67/2000 HirschbergSinclair-PT-45-LTLFireability-12 5250134 m, 17128 m/sec, 23194504 t fired, .
[lola][.]
[lola][.] Time elapsed: 1173 secs. Pages in use: 419
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 211/239 68/2000 HirschbergSinclair-PT-45-LTLFireability-12 5344013 m, 18775 m/sec, 23742207 t fired, .
[lola][.]
[lola][.] Time elapsed: 1178 secs. Pages in use: 420
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 216/239 69/2000 HirschbergSinclair-PT-45-LTLFireability-12 5439585 m, 19114 m/sec, 24271831 t fired, .
[lola][.]
[lola][.] Time elapsed: 1183 secs. Pages in use: 421
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 221/239 70/2000 HirschbergSinclair-PT-45-LTLFireability-12 5522086 m, 16500 m/sec, 24758787 t fired, .
[lola][.]
[lola][.] Time elapsed: 1188 secs. Pages in use: 422
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 226/239 71/2000 HirschbergSinclair-PT-45-LTLFireability-12 5602932 m, 16169 m/sec, 25291924 t fired, .
[lola][.]
[lola][.] Time elapsed: 1193 secs. Pages in use: 423
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 231/239 72/2000 HirschbergSinclair-PT-45-LTLFireability-12 5705278 m, 20469 m/sec, 25810705 t fired, .
[lola][.]
[lola][.] Time elapsed: 1198 secs. Pages in use: 424
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 236/239 74/2000 HirschbergSinclair-PT-45-LTLFireability-12 5812876 m, 21519 m/sec, 26314789 t fired, .
[lola][.]
[lola][.] Time elapsed: 1203 secs. Pages in use: 426
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 45 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-12 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1208 secs. Pages in use: 427
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 42 (type EXCL) for 41 HirschbergSinclair-PT-45-LTLFireability-11
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 45 (type EXCL) for 44 HirschbergSinclair-PT-45-LTLFireability-12
[lola][I] time limit : 2392 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 42 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-11
[lola][I] result : false
[lola][I] markings : 963
[lola][I] fired transitions : 963
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 5/239 3/5 HirschbergSinclair-PT-45-LTLFireability-12 193962 m, -1123782 m/sec, 559209 t fired, .
[lola][.]
[lola][.] Time elapsed: 1213 secs. Pages in use: 430
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 45 LTL EXCL 10/239 5/5 HirschbergSinclair-PT-45-LTLFireability-12 337104 m, 28628 m/sec, 1094427 t fired, .
[lola][.]
[lola][.] Time elapsed: 1218 secs. Pages in use: 432
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] CANCELED task # 45 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-12 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1223 secs. Pages in use: 432
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 36 (type EXCL) for 35 HirschbergSinclair-PT-45-LTLFireability-09
[lola][I] time limit : 264 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 5/264 3/2000 HirschbergSinclair-PT-45-LTLFireability-09 177266 m, 35453 m/sec, 583497 t fired, .
[lola][.]
[lola][.] Time elapsed: 1228 secs. Pages in use: 432
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 10/264 5/2000 HirschbergSinclair-PT-45-LTLFireability-09 336865 m, 31919 m/sec, 1156504 t fired, .
[lola][.]
[lola][.] Time elapsed: 1233 secs. Pages in use: 432
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 15/264 7/2000 HirschbergSinclair-PT-45-LTLFireability-09 490134 m, 30653 m/sec, 1732608 t fired, .
[lola][.]
[lola][.] Time elapsed: 1238 secs. Pages in use: 434
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 20/264 8/2000 HirschbergSinclair-PT-45-LTLFireability-09 621163 m, 26205 m/sec, 2312892 t fired, .
[lola][.]
[lola][.] Time elapsed: 1243 secs. Pages in use: 435
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 25/264 10/2000 HirschbergSinclair-PT-45-LTLFireability-09 737223 m, 23212 m/sec, 2875048 t fired, .
[lola][.]
[lola][.] Time elapsed: 1248 secs. Pages in use: 437
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 30/264 11/2000 HirschbergSinclair-PT-45-LTLFireability-09 852628 m, 23081 m/sec, 3445265 t fired, .
[lola][.]
[lola][.] Time elapsed: 1253 secs. Pages in use: 438
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 35/264 13/2000 HirschbergSinclair-PT-45-LTLFireability-09 985465 m, 26567 m/sec, 4004469 t fired, .
[lola][.]
[lola][.] Time elapsed: 1258 secs. Pages in use: 440
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 40/264 14/2000 HirschbergSinclair-PT-45-LTLFireability-09 1117871 m, 26481 m/sec, 4574418 t fired, .
[lola][.]
[lola][.] Time elapsed: 1263 secs. Pages in use: 441
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 45/264 16/2000 HirschbergSinclair-PT-45-LTLFireability-09 1254961 m, 27418 m/sec, 5147127 t fired, .
[lola][.]
[lola][.] Time elapsed: 1268 secs. Pages in use: 443
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 50/264 17/2000 HirschbergSinclair-PT-45-LTLFireability-09 1381417 m, 25291 m/sec, 5713274 t fired, .
[lola][.]
[lola][.] Time elapsed: 1273 secs. Pages in use: 444
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 55/264 19/2000 HirschbergSinclair-PT-45-LTLFireability-09 1492875 m, 22291 m/sec, 6257668 t fired, .
[lola][.]
[lola][.] Time elapsed: 1278 secs. Pages in use: 446
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 60/264 20/2000 HirschbergSinclair-PT-45-LTLFireability-09 1617978 m, 25020 m/sec, 6822131 t fired, .
[lola][.]
[lola][.] Time elapsed: 1283 secs. Pages in use: 447
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 65/264 21/2000 HirschbergSinclair-PT-45-LTLFireability-09 1743516 m, 25107 m/sec, 7371315 t fired, .
[lola][.]
[lola][.] Time elapsed: 1288 secs. Pages in use: 448
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 70/264 23/2000 HirschbergSinclair-PT-45-LTLFireability-09 1864460 m, 24188 m/sec, 7956684 t fired, .
[lola][.]
[lola][.] Time elapsed: 1293 secs. Pages in use: 450
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 75/264 24/2000 HirschbergSinclair-PT-45-LTLFireability-09 1968935 m, 20895 m/sec, 8549115 t fired, .
[lola][.]
[lola][.] Time elapsed: 1298 secs. Pages in use: 451
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 80/264 25/2000 HirschbergSinclair-PT-45-LTLFireability-09 2077706 m, 21754 m/sec, 9139470 t fired, .
[lola][.]
[lola][.] Time elapsed: 1303 secs. Pages in use: 452
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 85/264 26/2000 HirschbergSinclair-PT-45-LTLFireability-09 2176959 m, 19850 m/sec, 9719996 t fired, .
[lola][.]
[lola][.] Time elapsed: 1308 secs. Pages in use: 453
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 90/264 28/2000 HirschbergSinclair-PT-45-LTLFireability-09 2322213 m, 29050 m/sec, 10289007 t fired, .
[lola][.]
[lola][.] Time elapsed: 1313 secs. Pages in use: 455
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 95/264 30/2000 HirschbergSinclair-PT-45-LTLFireability-09 2450937 m, 25744 m/sec, 10865689 t fired, .
[lola][.]
[lola][.] Time elapsed: 1318 secs. Pages in use: 457
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 100/264 31/2000 HirschbergSinclair-PT-45-LTLFireability-09 2561811 m, 22174 m/sec, 11413614 t fired, .
[lola][.]
[lola][.] Time elapsed: 1323 secs. Pages in use: 458
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 105/264 33/2000 HirschbergSinclair-PT-45-LTLFireability-09 2689048 m, 25447 m/sec, 11982739 t fired, .
[lola][.]
[lola][.] Time elapsed: 1328 secs. Pages in use: 460
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 110/264 34/2000 HirschbergSinclair-PT-45-LTLFireability-09 2811393 m, 24469 m/sec, 12530257 t fired, .
[lola][.]
[lola][.] Time elapsed: 1333 secs. Pages in use: 461
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 115/264 36/2000 HirschbergSinclair-PT-45-LTLFireability-09 2939819 m, 25685 m/sec, 13104648 t fired, .
[lola][.]
[lola][.] Time elapsed: 1338 secs. Pages in use: 463
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 120/264 37/2000 HirschbergSinclair-PT-45-LTLFireability-09 3051748 m, 22385 m/sec, 13652376 t fired, .
[lola][.]
[lola][.] Time elapsed: 1343 secs. Pages in use: 464
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 125/264 38/2000 HirschbergSinclair-PT-45-LTLFireability-09 3152439 m, 20138 m/sec, 14234449 t fired, .
[lola][.]
[lola][.] Time elapsed: 1348 secs. Pages in use: 465
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 130/264 40/2000 HirschbergSinclair-PT-45-LTLFireability-09 3263583 m, 22228 m/sec, 14779832 t fired, .
[lola][.]
[lola][.] Time elapsed: 1353 secs. Pages in use: 467
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 135/264 41/2000 HirschbergSinclair-PT-45-LTLFireability-09 3359180 m, 19119 m/sec, 15342193 t fired, .
[lola][.]
[lola][.] Time elapsed: 1358 secs. Pages in use: 468
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 140/264 43/2000 HirschbergSinclair-PT-45-LTLFireability-09 3450356 m, 18235 m/sec, 15865127 t fired, .
[lola][.]
[lola][.] Time elapsed: 1363 secs. Pages in use: 470
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 145/264 43/2000 HirschbergSinclair-PT-45-LTLFireability-09 3539577 m, 17844 m/sec, 16389300 t fired, .
[lola][.]
[lola][.] Time elapsed: 1368 secs. Pages in use: 470
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 150/264 45/2000 HirschbergSinclair-PT-45-LTLFireability-09 3629037 m, 17892 m/sec, 16956824 t fired, .
[lola][.]
[lola][.] Time elapsed: 1373 secs. Pages in use: 472
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 155/264 46/2000 HirschbergSinclair-PT-45-LTLFireability-09 3739788 m, 22150 m/sec, 17499293 t fired, .
[lola][.]
[lola][.] Time elapsed: 1378 secs. Pages in use: 473
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 160/264 47/2000 HirschbergSinclair-PT-45-LTLFireability-09 3844205 m, 20883 m/sec, 18060547 t fired, .
[lola][.]
[lola][.] Time elapsed: 1383 secs. Pages in use: 474
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 165/264 48/2000 HirschbergSinclair-PT-45-LTLFireability-09 3944951 m, 20149 m/sec, 18579028 t fired, .
[lola][.]
[lola][.] Time elapsed: 1388 secs. Pages in use: 475
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 170/264 49/2000 HirschbergSinclair-PT-45-LTLFireability-09 4037629 m, 18535 m/sec, 19124023 t fired, .
[lola][.]
[lola][.] Time elapsed: 1393 secs. Pages in use: 476
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 175/264 50/2000 HirschbergSinclair-PT-45-LTLFireability-09 4162027 m, 24879 m/sec, 19693679 t fired, .
[lola][.]
[lola][.] Time elapsed: 1398 secs. Pages in use: 477
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 180/264 52/2000 HirschbergSinclair-PT-45-LTLFireability-09 4273063 m, 22207 m/sec, 20236992 t fired, .
[lola][.]
[lola][.] Time elapsed: 1403 secs. Pages in use: 479
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 185/264 53/2000 HirschbergSinclair-PT-45-LTLFireability-09 4374053 m, 20198 m/sec, 20803368 t fired, .
[lola][.]
[lola][.] Time elapsed: 1408 secs. Pages in use: 480
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 190/264 54/2000 HirschbergSinclair-PT-45-LTLFireability-09 4480471 m, 21283 m/sec, 21337940 t fired, .
[lola][.]
[lola][.] Time elapsed: 1413 secs. Pages in use: 481
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 195/264 55/2000 HirschbergSinclair-PT-45-LTLFireability-09 4578210 m, 19547 m/sec, 21891377 t fired, .
[lola][.]
[lola][.] Time elapsed: 1418 secs. Pages in use: 482
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 200/264 56/2000 HirschbergSinclair-PT-45-LTLFireability-09 4669087 m, 18175 m/sec, 22410830 t fired, .
[lola][.]
[lola][.] Time elapsed: 1423 secs. Pages in use: 483
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 205/264 57/2000 HirschbergSinclair-PT-45-LTLFireability-09 4757704 m, 17723 m/sec, 22924246 t fired, .
[lola][.]
[lola][.] Time elapsed: 1428 secs. Pages in use: 484
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 210/264 58/2000 HirschbergSinclair-PT-45-LTLFireability-09 4843945 m, 17248 m/sec, 23485355 t fired, .
[lola][.]
[lola][.] Time elapsed: 1433 secs. Pages in use: 485
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 215/264 60/2000 HirschbergSinclair-PT-45-LTLFireability-09 4953266 m, 21864 m/sec, 24045310 t fired, .
[lola][.]
[lola][.] Time elapsed: 1438 secs. Pages in use: 487
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 220/264 61/2000 HirschbergSinclair-PT-45-LTLFireability-09 5058946 m, 21136 m/sec, 24607438 t fired, .
[lola][.]
[lola][.] Time elapsed: 1443 secs. Pages in use: 488
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 225/264 62/2000 HirschbergSinclair-PT-45-LTLFireability-09 5164128 m, 21036 m/sec, 25140699 t fired, .
[lola][.]
[lola][.] Time elapsed: 1448 secs. Pages in use: 489
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 230/264 63/2000 HirschbergSinclair-PT-45-LTLFireability-09 5262216 m, 19617 m/sec, 25689890 t fired, .
[lola][.]
[lola][.] Time elapsed: 1453 secs. Pages in use: 490
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 235/264 64/2000 HirschbergSinclair-PT-45-LTLFireability-09 5378613 m, 23279 m/sec, 26287799 t fired, .
[lola][.]
[lola][.] Time elapsed: 1458 secs. Pages in use: 491
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 240/264 65/2000 HirschbergSinclair-PT-45-LTLFireability-09 5486450 m, 21567 m/sec, 26895348 t fired, .
[lola][.]
[lola][.] Time elapsed: 1463 secs. Pages in use: 492
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 245/264 67/2000 HirschbergSinclair-PT-45-LTLFireability-09 5596864 m, 22082 m/sec, 27502093 t fired, .
[lola][.]
[lola][.] Time elapsed: 1468 secs. Pages in use: 494
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 250/264 68/2000 HirschbergSinclair-PT-45-LTLFireability-09 5704686 m, 21564 m/sec, 28084372 t fired, .
[lola][.]
[lola][.] Time elapsed: 1473 secs. Pages in use: 495
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 255/264 70/2000 HirschbergSinclair-PT-45-LTLFireability-09 5846347 m, 28332 m/sec, 28663118 t fired, .
[lola][.]
[lola][.] Time elapsed: 1478 secs. Pages in use: 497
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-14: CONJ 0 1 0 0 2 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 LTL EXCL 260/264 72/2000 HirschbergSinclair-PT-45-LTLFireability-09 5976561 m, 26042 m/sec, 29242944 t fired, .
[lola][.]
[lola][.] Time elapsed: 1483 secs. Pages in use: 499
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 36 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-09 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] HirschbergSinclair-PT-45-LTLFireability-03: CONJ false preprocessing
[lola][.] HirschbergSinclair-PT-45-LTLFireability-07: CONJ false findpath
[lola][.] HirschbergSinclair-PT-45-LTLFireability-11: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] HirschbergSinclair-PT-45-LTLFireability-09: LTL 0 0 0 0 1 1 0 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-45, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588400124"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;