MCC'2024- Execution of r203-smll-171649588400123

About the Execution of LoLA for HirschbergSinclair-PT-45

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16207.268	1634031.00	1634045.00	4744.50	?F?T???F??FT?F??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588400123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-45, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588400123
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.9K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Apr 13 02:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 176K Apr 13 02:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 02:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 02:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 616K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-00
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-01
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-02
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-03
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-04
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-05
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-06
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-07
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-08
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-09
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-10
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-11
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-12
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-13
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-14
FORMULA_NAME HirschbergSinclair-PT-45-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717100080389

FORMULA HirschbergSinclair-PT-45-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717101714420

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 HirschbergSinclair-PT-45-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for HirschbergSinclair-PT-45-LTLCardinality-01
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 20:15:57] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 HirschbergSinclair-PT-45-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for HirschbergSinclair-PT-45-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 HirschbergSinclair-PT-45-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 43 HirschbergSinclair-PT-45-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for HirschbergSinclair-PT-45-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for HirschbergSinclair-PT-45-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 HirschbergSinclair-PT-45-LTLCardinality-11
[[35mlola[0m][I] time limit : 251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 34 HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 34 HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 34 HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] time limit : 271 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for HirschbergSinclair-PT-45-LTLCardinality-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for HirschbergSinclair-PT-45-LTLCardinality-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-45-LTLCardinality-08
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for HirschbergSinclair-PT-45-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/320 1/2000 HirschbergSinclair-PT-45-LTLCardinality-08 116384 m, 23276 m/sec, 439590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/320 2/2000 HirschbergSinclair-PT-45-LTLCardinality-08 233704 m, 23464 m/sec, 941991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/320 3/2000 HirschbergSinclair-PT-45-LTLCardinality-08 349261 m, 23111 m/sec, 1454191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/320 4/2000 HirschbergSinclair-PT-45-LTLCardinality-08 460730 m, 22293 m/sec, 1964112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/320 4/2000 HirschbergSinclair-PT-45-LTLCardinality-08 560581 m, 19970 m/sec, 2474445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/320 5/2000 HirschbergSinclair-PT-45-LTLCardinality-08 678878 m, 23659 m/sec, 2982824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/320 6/2000 HirschbergSinclair-PT-45-LTLCardinality-08 785605 m, 21345 m/sec, 3489962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/320 7/2000 HirschbergSinclair-PT-45-LTLCardinality-08 893934 m, 21665 m/sec, 3996682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/320 7/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1004097 m, 22032 m/sec, 4501910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/320 8/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1106559 m, 20492 m/sec, 5010723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/320 9/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1212002 m, 21088 m/sec, 5518538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/320 9/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1321224 m, 21844 m/sec, 6024781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/320 10/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1431618 m, 22078 m/sec, 6531064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/320 11/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1532356 m, 20147 m/sec, 7037199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/320 12/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1638502 m, 21229 m/sec, 7545637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/320 12/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1736494 m, 19598 m/sec, 8055482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/320 13/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1828951 m, 18491 m/sec, 8563471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/320 14/2000 HirschbergSinclair-PT-45-LTLCardinality-08 1933835 m, 20976 m/sec, 9070885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/320 14/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2030228 m, 19278 m/sec, 9578596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/320 15/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2125581 m, 19070 m/sec, 10084834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/320 16/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2227025 m, 20288 m/sec, 10590337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/320 16/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2324486 m, 19492 m/sec, 11098667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/320 17/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2417681 m, 18639 m/sec, 11605796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/320 17/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2508972 m, 18258 m/sec, 12112267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/320 18/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2623760 m, 22957 m/sec, 12619662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/320 19/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2730850 m, 21418 m/sec, 13127532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/320 20/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2834127 m, 20655 m/sec, 13636394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/320 20/2000 HirschbergSinclair-PT-45-LTLCardinality-08 2935020 m, 20178 m/sec, 14146201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/320 21/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3032789 m, 19553 m/sec, 14657925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/320 22/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3132115 m, 19865 m/sec, 15167490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/320 22/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3232161 m, 20009 m/sec, 15676589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/320 23/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3327305 m, 19028 m/sec, 16184537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/320 24/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3427310 m, 20001 m/sec, 16692005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/320 24/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3527479 m, 20033 m/sec, 17200355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/320 25/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3621082 m, 18720 m/sec, 17710482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/320 26/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3716382 m, 19060 m/sec, 18219501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/320 26/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3812939 m, 19311 m/sec, 18728968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/320 27/2000 HirschbergSinclair-PT-45-LTLCardinality-08 3913885 m, 20189 m/sec, 19238055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/320 28/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4010192 m, 19261 m/sec, 19741182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/320 28/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4103839 m, 18729 m/sec, 20247664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/320 29/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4194772 m, 18186 m/sec, 20757709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/320 29/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4284686 m, 17982 m/sec, 21269230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/320 30/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4373054 m, 17673 m/sec, 21779693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/320 31/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4465502 m, 18489 m/sec, 22288363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/320 31/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4554353 m, 17770 m/sec, 22796244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/320 32/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4639831 m, 17095 m/sec, 23298799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/320 32/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4733230 m, 18679 m/sec, 23801455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/320 33/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4821130 m, 17580 m/sec, 24305161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/320 34/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4903927 m, 16559 m/sec, 24809673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 250/320 34/2000 HirschbergSinclair-PT-45-LTLCardinality-08 4991799 m, 17574 m/sec, 25315356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 255/320 35/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5089406 m, 19521 m/sec, 25814862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 260/320 36/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5198281 m, 21775 m/sec, 26314458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 265/320 36/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5300058 m, 20355 m/sec, 26813804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 270/320 37/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5403705 m, 20729 m/sec, 27315440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 275/320 38/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5500920 m, 19443 m/sec, 27815731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 280/320 38/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5590522 m, 17920 m/sec, 28315033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 285/320 39/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5694393 m, 20774 m/sec, 28816626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 290/320 40/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5790922 m, 19305 m/sec, 29315514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 295/320 40/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5878819 m, 17579 m/sec, 29813367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 300/320 41/2000 HirschbergSinclair-PT-45-LTLCardinality-08 5983714 m, 20979 m/sec, 30311601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 305/320 42/2000 HirschbergSinclair-PT-45-LTLCardinality-08 6079832 m, 19223 m/sec, 30812191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 310/320 42/2000 HirschbergSinclair-PT-45-LTLCardinality-08 6171311 m, 18295 m/sec, 31317188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 315/320 43/2000 HirschbergSinclair-PT-45-LTLCardinality-08 6265513 m, 18840 m/sec, 31820011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 320/320 43/2000 HirschbergSinclair-PT-45-LTLCardinality-08 6364386 m, 19774 m/sec, 32321710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 HirschbergSinclair-PT-45-LTLCardinality-14
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-45-LTLCardinality-08
[[35mlola[0m][I] time limit : 3198 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/319 1/5 HirschbergSinclair-PT-45-LTLCardinality-08 133355 m, -1246206 m/sec, 515959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/319 2/5 HirschbergSinclair-PT-45-LTLCardinality-08 252787 m, 23886 m/sec, 1029052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/319 3/5 HirschbergSinclair-PT-45-LTLCardinality-08 371295 m, 23701 m/sec, 1549017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/319 4/5 HirschbergSinclair-PT-45-LTLCardinality-08 482798 m, 22300 m/sec, 2073049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/319 5/5 HirschbergSinclair-PT-45-LTLCardinality-08 591830 m, 21806 m/sec, 2596142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/319 5/5 HirschbergSinclair-PT-45-LTLCardinality-08 706860 m, 23006 m/sec, 3118223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 HirschbergSinclair-PT-45-LTLCardinality-05
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/351 2/2000 HirschbergSinclair-PT-45-LTLCardinality-05 180971 m, 36194 m/sec, 658803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/351 4/2000 HirschbergSinclair-PT-45-LTLCardinality-05 321075 m, 28020 m/sec, 1320936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/351 5/2000 HirschbergSinclair-PT-45-LTLCardinality-05 472305 m, 30246 m/sec, 1980226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/351 6/2000 HirschbergSinclair-PT-45-LTLCardinality-05 613785 m, 28296 m/sec, 2639101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/351 7/2000 HirschbergSinclair-PT-45-LTLCardinality-05 758042 m, 28851 m/sec, 3297251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/351 9/2000 HirschbergSinclair-PT-45-LTLCardinality-05 885369 m, 25465 m/sec, 3962841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/351 10/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1003317 m, 23589 m/sec, 4625432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/351 11/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1122369 m, 23810 m/sec, 5291794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/351 12/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1255409 m, 26608 m/sec, 5955798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/351 13/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1397363 m, 28390 m/sec, 6617639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/351 15/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1519177 m, 24362 m/sec, 7279664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/351 16/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1638556 m, 23875 m/sec, 7936763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/351 17/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1761852 m, 24659 m/sec, 8597555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/351 18/2000 HirschbergSinclair-PT-45-LTLCardinality-05 1884098 m, 24449 m/sec, 9260133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/351 19/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2004843 m, 24149 m/sec, 9919881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/351 20/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2139047 m, 26840 m/sec, 10581224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/351 21/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2260853 m, 24361 m/sec, 11248247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/351 22/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2380323 m, 23894 m/sec, 11916024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/351 23/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2500677 m, 24070 m/sec, 12586605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/351 25/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2636929 m, 27250 m/sec, 13244747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/351 26/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2779629 m, 28540 m/sec, 13915010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/351 27/2000 HirschbergSinclair-PT-45-LTLCardinality-05 2900095 m, 24093 m/sec, 14583138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/351 28/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3021743 m, 24329 m/sec, 15247878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/351 29/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3148115 m, 25274 m/sec, 15915690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/351 31/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3266259 m, 23628 m/sec, 16582556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/351 32/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3387334 m, 24215 m/sec, 17244638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/351 33/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3528333 m, 28199 m/sec, 17914366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/351 34/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3646681 m, 23669 m/sec, 18585993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/351 35/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3770736 m, 24811 m/sec, 19257416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/351 36/2000 HirschbergSinclair-PT-45-LTLCardinality-05 3888907 m, 23634 m/sec, 19925485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/351 37/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4025093 m, 27237 m/sec, 20592255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/351 38/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4144430 m, 23867 m/sec, 21259011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/351 40/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4267109 m, 24535 m/sec, 21924552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/351 41/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4384345 m, 23447 m/sec, 22587687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/351 42/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4503528 m, 23836 m/sec, 23256387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/351 43/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4609693 m, 21233 m/sec, 23930333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/351 44/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4710277 m, 20116 m/sec, 24599141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/351 45/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4814917 m, 20928 m/sec, 25273743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/351 45/2000 HirschbergSinclair-PT-45-LTLCardinality-05 4915039 m, 20024 m/sec, 25940981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/351 46/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5032493 m, 23490 m/sec, 26616358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/351 47/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5135985 m, 20698 m/sec, 27291668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/351 48/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5238601 m, 20523 m/sec, 27964833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/351 49/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5342471 m, 20774 m/sec, 28639366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/351 50/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5456913 m, 22888 m/sec, 29306999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/351 52/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5599573 m, 28532 m/sec, 29973200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/351 53/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5728099 m, 25705 m/sec, 30643869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/351 54/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5846747 m, 23729 m/sec, 31311367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/351 55/2000 HirschbergSinclair-PT-45-LTLCardinality-05 5968849 m, 24420 m/sec, 31978817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/351 56/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6095327 m, 25295 m/sec, 32645721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/351 57/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6216119 m, 24158 m/sec, 33308845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/351 58/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6336591 m, 24094 m/sec, 33974926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/351 59/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6450161 m, 22714 m/sec, 34646791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/351 60/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6549683 m, 19904 m/sec, 35318600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/351 61/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6654653 m, 20994 m/sec, 35990847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/351 62/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6754569 m, 19983 m/sec, 36658845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/351 63/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6873641 m, 23814 m/sec, 37325224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/351 65/2000 HirschbergSinclair-PT-45-LTLCardinality-05 6993239 m, 23919 m/sec, 37991212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/351 66/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7111377 m, 23627 m/sec, 38660221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/351 67/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7216629 m, 21050 m/sec, 39329120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 300/351 68/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7316713 m, 20016 m/sec, 39996835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 305/351 69/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7425899 m, 21837 m/sec, 40664676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 310/351 70/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7528931 m, 20606 m/sec, 41332521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 315/351 71/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7643767 m, 22967 m/sec, 42001714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 320/351 72/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7745488 m, 20344 m/sec, 42670506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 325/351 72/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7847573 m, 20417 m/sec, 43335609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 330/351 73/2000 HirschbergSinclair-PT-45-LTLCardinality-05 7953037 m, 21092 m/sec, 43997248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 335/351 75/2000 HirschbergSinclair-PT-45-LTLCardinality-05 8087309 m, 26854 m/sec, 44665315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 340/351 76/2000 HirschbergSinclair-PT-45-LTLCardinality-05 8206631 m, 23864 m/sec, 45336815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 345/351 77/2000 HirschbergSinclair-PT-45-LTLCardinality-05 8330419 m, 24757 m/sec, 46007684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 350/351 78/2000 HirschbergSinclair-PT-45-LTLCardinality-05 8448890 m, 23694 m/sec, 46675167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 HirschbergSinclair-PT-45-LTLCardinality-04
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 HirschbergSinclair-PT-45-LTLCardinality-05
[[35mlola[0m][I] time limit : 2808 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 963
[[35mlola[0m][I] fired transitions : 963
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/351 2/5 HirschbergSinclair-PT-45-LTLCardinality-05 181099 m, -1653558 m/sec, 659449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/351 4/5 HirschbergSinclair-PT-45-LTLCardinality-05 321165 m, 28013 m/sec, 1321435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/351 5/5 HirschbergSinclair-PT-45-LTLCardinality-05 472551 m, 30277 m/sec, 1981155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 HirschbergSinclair-PT-45-LTLCardinality-02
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 963
[[35mlola[0m][I] fired transitions : 963
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-45-LTLCardinality-00
[[35mlola[0m][I] time limit : 464 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 963
[[35mlola[0m][I] fired transitions : 963
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 HirschbergSinclair-PT-45-LTLCardinality-14
[[35mlola[0m][I] time limit : 557 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 HirschbergSinclair-PT-45-LTLCardinality-06
[[35mlola[0m][I] time limit : 697 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 513
[[35mlola[0m][I] fired transitions : 513
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 HirschbergSinclair-PT-45-LTLCardinality-15
[[35mlola[0m][I] time limit : 929 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for HirschbergSinclair-PT-45-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 HirschbergSinclair-PT-45-LTLCardinality-12
[[35mlola[0m][I] time limit : 1394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 5/1394 5/2000 HirschbergSinclair-PT-45-LTLCardinality-12 634985 m, 126997 m/sec, 770472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 10/1394 10/2000 HirschbergSinclair-PT-45-LTLCardinality-12 1270988 m, 127200 m/sec, 1542308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 15/1394 14/2000 HirschbergSinclair-PT-45-LTLCardinality-12 1894283 m, 124659 m/sec, 2298685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 20/1394 18/2000 HirschbergSinclair-PT-45-LTLCardinality-12 2515188 m, 124181 m/sec, 3052206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 25/1394 22/2000 HirschbergSinclair-PT-45-LTLCardinality-12 3146988 m, 126360 m/sec, 3818869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 30/1394 27/2000 HirschbergSinclair-PT-45-LTLCardinality-12 3778129 m, 126228 m/sec, 4584799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 35/1394 31/2000 HirschbergSinclair-PT-45-LTLCardinality-12 4405482 m, 125470 m/sec, 5346115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 40/1394 35/2000 HirschbergSinclair-PT-45-LTLCardinality-12 5025245 m, 123952 m/sec, 6098235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 45/1394 39/2000 HirschbergSinclair-PT-45-LTLCardinality-12 5649016 m, 124754 m/sec, 6855223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 50/1394 43/2000 HirschbergSinclair-PT-45-LTLCardinality-12 6275588 m, 125314 m/sec, 7615557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 55/1394 48/2000 HirschbergSinclair-PT-45-LTLCardinality-12 6898571 m, 124596 m/sec, 8371582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 60/1394 52/2000 HirschbergSinclair-PT-45-LTLCardinality-12 7514824 m, 123250 m/sec, 9119438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 65/1394 56/2000 HirschbergSinclair-PT-45-LTLCardinality-12 8126560 m, 122347 m/sec, 9861811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 70/1394 60/2000 HirschbergSinclair-PT-45-LTLCardinality-12 8744114 m, 123510 m/sec, 10611234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 75/1394 64/2000 HirschbergSinclair-PT-45-LTLCardinality-12 9371207 m, 125418 m/sec, 11372104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 80/1394 69/2000 HirschbergSinclair-PT-45-LTLCardinality-12 9995476 m, 124853 m/sec, 12129547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 85/1394 73/2000 HirschbergSinclair-PT-45-LTLCardinality-12 10614805 m, 123865 m/sec, 12880999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 90/1394 77/2000 HirschbergSinclair-PT-45-LTLCardinality-12 11229528 m, 122944 m/sec, 13626863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 95/1394 81/2000 HirschbergSinclair-PT-45-LTLCardinality-12 11838160 m, 121726 m/sec, 14365340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 100/1394 85/2000 HirschbergSinclair-PT-45-LTLCardinality-12 12433785 m, 119125 m/sec, 15088024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 105/1394 89/2000 HirschbergSinclair-PT-45-LTLCardinality-12 13038791 m, 121001 m/sec, 15822097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 110/1394 93/2000 HirschbergSinclair-PT-45-LTLCardinality-12 13664195 m, 125080 m/sec, 16580923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 115/1394 98/2000 HirschbergSinclair-PT-45-LTLCardinality-12 14291851 m, 125531 m/sec, 17342478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 120/1394 102/2000 HirschbergSinclair-PT-45-LTLCardinality-12 14913771 m, 124384 m/sec, 18097131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 125/1394 106/2000 HirschbergSinclair-PT-45-LTLCardinality-12 15533071 m, 123860 m/sec, 18848691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 130/1394 110/2000 HirschbergSinclair-PT-45-LTLCardinality-12 16150322 m, 123450 m/sec, 19597746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 135/1394 114/2000 HirschbergSinclair-PT-45-LTLCardinality-12 16756333 m, 121202 m/sec, 20333179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 140/1394 118/2000 HirschbergSinclair-PT-45-LTLCardinality-12 17363962 m, 121525 m/sec, 21070574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 145/1394 123/2000 HirschbergSinclair-PT-45-LTLCardinality-12 17979055 m, 123018 m/sec, 21816971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 150/1394 127/2000 HirschbergSinclair-PT-45-LTLCardinality-12 18593466 m, 122882 m/sec, 22562584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 155/1394 131/2000 HirschbergSinclair-PT-45-LTLCardinality-12 19203198 m, 121946 m/sec, 23302523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 160/1394 135/2000 HirschbergSinclair-PT-45-LTLCardinality-12 19806124 m, 120585 m/sec, 24034210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 165/1394 139/2000 HirschbergSinclair-PT-45-LTLCardinality-12 20420389 m, 122853 m/sec, 24779636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 170/1394 143/2000 HirschbergSinclair-PT-45-LTLCardinality-12 21035711 m, 123064 m/sec, 25526339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 175/1394 148/2000 HirschbergSinclair-PT-45-LTLCardinality-12 21645133 m, 121884 m/sec, 26265925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 180/1394 152/2000 HirschbergSinclair-PT-45-LTLCardinality-12 22252434 m, 121460 m/sec, 27002907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 185/1394 156/2000 HirschbergSinclair-PT-45-LTLCardinality-12 22858497 m, 121212 m/sec, 27738389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 190/1394 160/2000 HirschbergSinclair-PT-45-LTLCardinality-12 23471368 m, 122574 m/sec, 28482122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 195/1394 164/2000 HirschbergSinclair-PT-45-LTLCardinality-12 24089259 m, 123578 m/sec, 29231822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 200/1394 168/2000 HirschbergSinclair-PT-45-LTLCardinality-12 24705639 m, 123276 m/sec, 29979696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 205/1394 172/2000 HirschbergSinclair-PT-45-LTLCardinality-12 25314238 m, 121719 m/sec, 30718126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 210/1394 176/2000 HirschbergSinclair-PT-45-LTLCardinality-12 25918907 m, 120933 m/sec, 31451793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 215/1394 180/2000 HirschbergSinclair-PT-45-LTLCardinality-12 26514634 m, 119145 m/sec, 32174608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 220/1394 184/2000 HirschbergSinclair-PT-45-LTLCardinality-12 27100776 m, 117228 m/sec, 32885787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 225/1394 188/2000 HirschbergSinclair-PT-45-LTLCardinality-12 27696553 m, 119155 m/sec, 33608665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 230/1394 192/2000 HirschbergSinclair-PT-45-LTLCardinality-12 28316939 m, 124077 m/sec, 34361403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 235/1394 197/2000 HirschbergSinclair-PT-45-LTLCardinality-12 28945324 m, 125677 m/sec, 35123866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 240/1394 201/2000 HirschbergSinclair-PT-45-LTLCardinality-12 29574914 m, 125918 m/sec, 35887765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 245/1394 205/2000 HirschbergSinclair-PT-45-LTLCardinality-12 30203460 m, 125709 m/sec, 36650394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 250/1394 209/2000 HirschbergSinclair-PT-45-LTLCardinality-12 30831983 m, 125704 m/sec, 37413013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 255/1394 214/2000 HirschbergSinclair-PT-45-LTLCardinality-12 31464211 m, 126445 m/sec, 38180249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 260/1394 218/2000 HirschbergSinclair-PT-45-LTLCardinality-12 32091580 m, 125473 m/sec, 38941602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 265/1394 222/2000 HirschbergSinclair-PT-45-LTLCardinality-12 32709787 m, 123641 m/sec, 39691811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 270/1394 226/2000 HirschbergSinclair-PT-45-LTLCardinality-12 33325819 m, 123206 m/sec, 40439425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 275/1394 231/2000 HirschbergSinclair-PT-45-LTLCardinality-12 33954295 m, 125695 m/sec, 41202055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 280/1394 235/2000 HirschbergSinclair-PT-45-LTLCardinality-12 34579099 m, 124960 m/sec, 41960288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 285/1394 240/2000 HirschbergSinclair-PT-45-LTLCardinality-12 35197878 m, 123755 m/sec, 42711197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 290/1394 244/2000 HirschbergSinclair-PT-45-LTLCardinality-12 35808102 m, 122044 m/sec, 43451740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 295/1394 248/2000 HirschbergSinclair-PT-45-LTLCardinality-12 36421235 m, 122626 m/sec, 44195823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 300/1394 252/2000 HirschbergSinclair-PT-45-LTLCardinality-12 37039497 m, 123652 m/sec, 44946068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 305/1394 256/2000 HirschbergSinclair-PT-45-LTLCardinality-12 37657770 m, 123654 m/sec, 45696379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 310/1394 260/2000 HirschbergSinclair-PT-45-LTLCardinality-12 38275662 m, 123578 m/sec, 46446219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 315/1394 264/2000 HirschbergSinclair-PT-45-LTLCardinality-12 38889122 m, 122692 m/sec, 47190696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 320/1394 268/2000 HirschbergSinclair-PT-45-LTLCardinality-12 39499614 m, 122098 m/sec, 47931553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 325/1394 273/2000 HirschbergSinclair-PT-45-LTLCardinality-12 40116657 m, 123408 m/sec, 48680226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 330/1394 277/2000 HirschbergSinclair-PT-45-LTLCardinality-12 40729560 m, 122580 m/sec, 49423879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 335/1394 281/2000 HirschbergSinclair-PT-45-LTLCardinality-12 41347748 m, 123637 m/sec, 50173947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 340/1394 285/2000 HirschbergSinclair-PT-45-LTLCardinality-12 41962177 m, 122885 m/sec, 50919457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 345/1394 289/2000 HirschbergSinclair-PT-45-LTLCardinality-12 42564746 m, 120513 m/sec, 51650573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 350/1394 293/2000 HirschbergSinclair-PT-45-LTLCardinality-12 43148750 m, 116800 m/sec, 52359156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 355/1394 297/2000 HirschbergSinclair-PT-45-LTLCardinality-12 43750624 m, 120374 m/sec, 53089429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 360/1394 301/2000 HirschbergSinclair-PT-45-LTLCardinality-12 44375814 m, 125038 m/sec, 53847997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 365/1394 306/2000 HirschbergSinclair-PT-45-LTLCardinality-12 45009623 m, 126761 m/sec, 54617018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 370/1394 310/2000 HirschbergSinclair-PT-45-LTLCardinality-12 45636624 m, 125400 m/sec, 55377825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 375/1394 314/2000 HirschbergSinclair-PT-45-LTLCardinality-12 46256632 m, 124001 m/sec, 56130248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 380/1394 319/2000 HirschbergSinclair-PT-45-LTLCardinality-12 46871405 m, 122954 m/sec, 56876291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 385/1394 323/2000 HirschbergSinclair-PT-45-LTLCardinality-12 47472373 m, 120193 m/sec, 57605592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 390/1394 326/2000 HirschbergSinclair-PT-45-LTLCardinality-12 48075011 m, 120527 m/sec, 58336950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 395/1394 331/2000 HirschbergSinclair-PT-45-LTLCardinality-12 48688315 m, 122660 m/sec, 59081175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 400/1394 335/2000 HirschbergSinclair-PT-45-LTLCardinality-12 49300161 m, 122369 m/sec, 59823673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 405/1394 339/2000 HirschbergSinclair-PT-45-LTLCardinality-12 49907408 m, 121449 m/sec, 60560594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 410/1394 343/2000 HirschbergSinclair-PT-45-LTLCardinality-12 50504932 m, 119504 m/sec, 61285716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 415/1394 347/2000 HirschbergSinclair-PT-45-LTLCardinality-12 51107955 m, 120604 m/sec, 62017529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 420/1394 351/2000 HirschbergSinclair-PT-45-LTLCardinality-12 51717979 m, 122004 m/sec, 62757782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 425/1394 355/2000 HirschbergSinclair-PT-45-LTLCardinality-12 52320420 m, 120488 m/sec, 63488880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 430/1394 359/2000 HirschbergSinclair-PT-45-LTLCardinality-12 52915449 m, 119005 m/sec, 64210977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 435/1394 363/2000 HirschbergSinclair-PT-45-LTLCardinality-12 53504978 m, 117905 m/sec, 64926411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 440/1394 367/2000 HirschbergSinclair-PT-45-LTLCardinality-12 54098374 m, 118679 m/sec, 65646530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 445/1394 371/2000 HirschbergSinclair-PT-45-LTLCardinality-12 54706634 m, 121652 m/sec, 66384551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 450/1394 375/2000 HirschbergSinclair-PT-45-LTLCardinality-12 55316382 m, 121949 m/sec, 67124377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 455/1394 379/2000 HirschbergSinclair-PT-45-LTLCardinality-12 55920197 m, 120763 m/sec, 67857007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 460/1394 383/2000 HirschbergSinclair-PT-45-LTLCardinality-12 56517231 m, 119406 m/sec, 68581407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 465/1394 387/2000 HirschbergSinclair-PT-45-LTLCardinality-12 57107967 m, 118147 m/sec, 69298159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 470/1394 391/2000 HirschbergSinclair-PT-45-LTLCardinality-12 57683760 m, 115158 m/sec, 69996783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 475/1394 395/2000 HirschbergSinclair-PT-45-LTLCardinality-12 58264136 m, 116075 m/sec, 70700976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 480/1394 399/2000 HirschbergSinclair-PT-45-LTLCardinality-12 58861233 m, 119419 m/sec, 71425457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 485/1394 403/2000 HirschbergSinclair-PT-45-LTLCardinality-12 59481052 m, 123963 m/sec, 72177523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 490/1394 408/2000 HirschbergSinclair-PT-45-LTLCardinality-12 60095405 m, 122870 m/sec, 72922962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 495/1394 412/2000 HirschbergSinclair-PT-45-LTLCardinality-12 60712744 m, 123467 m/sec, 73671992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 500/1394 416/2000 HirschbergSinclair-PT-45-LTLCardinality-12 61328256 m, 123102 m/sec, 74418802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 505/1394 420/2000 HirschbergSinclair-PT-45-LTLCardinality-12 61928846 m, 120118 m/sec, 75147612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 510/1394 424/2000 HirschbergSinclair-PT-45-LTLCardinality-12 62532517 m, 120734 m/sec, 75880189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 515/1394 428/2000 HirschbergSinclair-PT-45-LTLCardinality-12 63123064 m, 118109 m/sec, 76596852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 520/1394 431/2000 HirschbergSinclair-PT-45-LTLCardinality-12 63707135 m, 116814 m/sec, 77305660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 525/1394 435/2000 HirschbergSinclair-PT-45-LTLCardinality-12 64294374 m, 117447 m/sec, 78018293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 530/1394 439/2000 HirschbergSinclair-PT-45-LTLCardinality-12 64888616 m, 118848 m/sec, 78739396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 535/1394 443/2000 HirschbergSinclair-PT-45-LTLCardinality-12 65480217 m, 118320 m/sec, 79457329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 540/1394 447/2000 HirschbergSinclair-PT-45-LTLCardinality-12 66065683 m, 117093 m/sec, 80167823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 545/1394 450/2000 HirschbergSinclair-PT-45-LTLCardinality-12 66642220 m, 115307 m/sec, 80867494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 550/1394 454/2000 HirschbergSinclair-PT-45-LTLCardinality-12 67228783 m, 117312 m/sec, 81579311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 555/1394 458/2000 HirschbergSinclair-PT-45-LTLCardinality-12 67822489 m, 118741 m/sec, 82299769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 560/1394 462/2000 HirschbergSinclair-PT-45-LTLCardinality-12 68417361 m, 118974 m/sec, 83021673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 565/1394 466/2000 HirschbergSinclair-PT-45-LTLCardinality-12 69013771 m, 119282 m/sec, 83745452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 570/1394 470/2000 HirschbergSinclair-PT-45-LTLCardinality-12 69603418 m, 117929 m/sec, 84461026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 575/1394 474/2000 HirschbergSinclair-PT-45-LTLCardinality-12 70199818 m, 119280 m/sec, 85184795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 580/1394 477/2000 HirschbergSinclair-PT-45-LTLCardinality-12 70807681 m, 121572 m/sec, 85922334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 585/1394 481/2000 HirschbergSinclair-PT-45-LTLCardinality-12 71408660 m, 120195 m/sec, 86651518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 590/1394 485/2000 HirschbergSinclair-PT-45-LTLCardinality-12 72006707 m, 119609 m/sec, 87377152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 595/1394 489/2000 HirschbergSinclair-PT-45-LTLCardinality-12 72600541 m, 118766 m/sec, 88097667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 600/1394 493/2000 HirschbergSinclair-PT-45-LTLCardinality-12 73188582 m, 117608 m/sec, 88811149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 605/1394 497/2000 HirschbergSinclair-PT-45-LTLCardinality-12 73763064 m, 114896 m/sec, 89508188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 610/1394 500/2000 HirschbergSinclair-PT-45-LTLCardinality-12 74340625 m, 115512 m/sec, 90208966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 615/1394 504/2000 HirschbergSinclair-PT-45-LTLCardinality-12 74939712 m, 119817 m/sec, 90935862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 620/1394 508/2000 HirschbergSinclair-PT-45-LTLCardinality-12 75560105 m, 124078 m/sec, 91688623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 625/1394 512/2000 HirschbergSinclair-PT-45-LTLCardinality-12 76176607 m, 123300 m/sec, 92436641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 630/1394 516/2000 HirschbergSinclair-PT-45-LTLCardinality-12 76777900 m, 120258 m/sec, 93166331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 635/1394 520/2000 HirschbergSinclair-PT-45-LTLCardinality-12 77371513 m, 118722 m/sec, 93886727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 640/1394 524/2000 HirschbergSinclair-PT-45-LTLCardinality-12 77965848 m, 118867 m/sec, 94607974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 645/1394 528/2000 HirschbergSinclair-PT-45-LTLCardinality-12 78555848 m, 118000 m/sec, 95323965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 650/1394 532/2000 HirschbergSinclair-PT-45-LTLCardinality-12 79156317 m, 120093 m/sec, 96052627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 655/1394 535/2000 HirschbergSinclair-PT-45-LTLCardinality-12 79753557 m, 119448 m/sec, 96777397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 660/1394 539/2000 HirschbergSinclair-PT-45-LTLCardinality-12 80343675 m, 118023 m/sec, 97493554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 665/1394 543/2000 HirschbergSinclair-PT-45-LTLCardinality-12 80936706 m, 118606 m/sec, 98213211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 670/1394 547/2000 HirschbergSinclair-PT-45-LTLCardinality-12 81519017 m, 116462 m/sec, 98919884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 675/1394 551/2000 HirschbergSinclair-PT-45-LTLCardinality-12 82124184 m, 121033 m/sec, 99654248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 680/1394 555/2000 HirschbergSinclair-PT-45-LTLCardinality-12 82720877 m, 119338 m/sec, 100378360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 685/1394 559/2000 HirschbergSinclair-PT-45-LTLCardinality-12 83319792 m, 119783 m/sec, 101105205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 690/1394 562/2000 HirschbergSinclair-PT-45-LTLCardinality-12 83918276 m, 119696 m/sec, 101831474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 695/1394 566/2000 HirschbergSinclair-PT-45-LTLCardinality-12 84509155 m, 118175 m/sec, 102548538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 700/1394 570/2000 HirschbergSinclair-PT-45-LTLCardinality-12 85120599 m, 122288 m/sec, 103290516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 705/1394 574/2000 HirschbergSinclair-PT-45-LTLCardinality-12 85732051 m, 122290 m/sec, 104032408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 710/1394 578/2000 HirschbergSinclair-PT-45-LTLCardinality-12 86339235 m, 121436 m/sec, 104769116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 715/1394 582/2000 HirschbergSinclair-PT-45-LTLCardinality-12 86942376 m, 120628 m/sec, 105500926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 720/1394 586/2000 HirschbergSinclair-PT-45-LTLCardinality-12 87541543 m, 119833 m/sec, 106227915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 725/1394 590/2000 HirschbergSinclair-PT-45-LTLCardinality-12 88129305 m, 117552 m/sec, 106941068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 730/1394 594/2000 HirschbergSinclair-PT-45-LTLCardinality-12 88706252 m, 115389 m/sec, 107641098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 735/1394 597/2000 HirschbergSinclair-PT-45-LTLCardinality-12 89297534 m, 118256 m/sec, 108358514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 740/1394 601/2000 HirschbergSinclair-PT-45-LTLCardinality-12 89917863 m, 124065 m/sec, 109111180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 745/1394 605/2000 HirschbergSinclair-PT-45-LTLCardinality-12 90538619 m, 124151 m/sec, 109864401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 750/1394 609/2000 HirschbergSinclair-PT-45-LTLCardinality-12 91153795 m, 123035 m/sec, 110610840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 755/1394 613/2000 HirschbergSinclair-PT-45-LTLCardinality-12 91771501 m, 123541 m/sec, 111360312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 760/1394 617/2000 HirschbergSinclair-PT-45-LTLCardinality-12 92381684 m, 122036 m/sec, 112100671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 765/1394 622/2000 HirschbergSinclair-PT-45-LTLCardinality-12 92998340 m, 123331 m/sec, 112848873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 770/1394 626/2000 HirschbergSinclair-PT-45-LTLCardinality-12 93613427 m, 123017 m/sec, 113595167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 775/1394 630/2000 HirschbergSinclair-PT-45-LTLCardinality-12 94229201 m, 123154 m/sec, 114342294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 780/1394 634/2000 HirschbergSinclair-PT-45-LTLCardinality-12 94842318 m, 122623 m/sec, 115086198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 785/1394 638/2000 HirschbergSinclair-PT-45-LTLCardinality-12 95449161 m, 121368 m/sec, 115822499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 761
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 790/1394 642/2000 HirschbergSinclair-PT-45-LTLCardinality-12 96045883 m, 119344 m/sec, 116546507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 795/1394 646/2000 HirschbergSinclair-PT-45-LTLCardinality-12 96647173 m, 120258 m/sec, 117276062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 800/1394 650/2000 HirschbergSinclair-PT-45-LTLCardinality-12 97261997 m, 122964 m/sec, 118022168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 805/1394 655/2000 HirschbergSinclair-PT-45-LTLCardinality-12 97869377 m, 121476 m/sec, 118759277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 810/1394 658/2000 HirschbergSinclair-PT-45-LTLCardinality-12 98460020 m, 118128 m/sec, 119476033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 781
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 815/1394 661/2000 HirschbergSinclair-PT-45-LTLCardinality-12 98841735 m, 76343 m/sec, 119939270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-10: AG false state space[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 820/1394 661/2000 HirschbergSinclair-PT-45-LTLCardinality-12 98868969 m, 5446 m/sec, 119972313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-45, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588400123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;