MCC'2024- Execution of r203-smll-171649588300121

About the Execution of LoLA for HirschbergSinclair-PT-45

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
12755.651	3600000.00	3727588.00	9666.20	???????FTFT?F?T?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588300121.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-45, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588300121
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.9K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Apr 13 02:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 176K Apr 13 02:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 02:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 02:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 616K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-00
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-01
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-02
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-03
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-04
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-05
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-06
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-07
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-08
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-09
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-10
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2024-11
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2023-12
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2023-13
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2023-14
FORMULA_NAME HirschbergSinclair-PT-45-CTLCardinality-2023-15

=== Now, execution of the tool begins

BK_START 1717098229053

FORMULA HirschbergSinclair-PT-45-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-CTLCardinality-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-CTLCardinality-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-45-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 HirschbergSinclair-PT-45-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 HirschbergSinclair-PT-45-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for HirschbergSinclair-PT-45-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for HirschbergSinclair-PT-45-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 HirschbergSinclair-PT-45-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for HirschbergSinclair-PT-45-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 HirschbergSinclair-PT-45-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for HirschbergSinclair-PT-45-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 HirschbergSinclair-PT-45-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 268 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 30 HirschbergSinclair-PT-45-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 30 HirschbergSinclair-PT-45-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 3 HirschbergSinclair-PT-45-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 541
[[35mlola[0m][I] fired transitions : 541
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 52 (type FNDP) for HirschbergSinclair-PT-45-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for HirschbergSinclair-PT-45-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 39 HirschbergSinclair-PT-45-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 317 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 44
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 HirschbergSinclair-PT-45-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 349 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for HirschbergSinclair-PT-45-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 963
[[35mlola[0m][I] fired transitions : 2887
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 HirschbergSinclair-PT-45-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 387 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for HirschbergSinclair-PT-45-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1953
[[35mlola[0m][I] fired transitions : 3949
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 39 HirschbergSinclair-PT-45-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 436 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 628
[[35mlola[0m][I] fired transitions : 628
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 HirschbergSinclair-PT-45-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 4/498 2/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 129749 m, 25949 m/sec, 498396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 9/498 3/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 298451 m, 33740 m/sec, 1189340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 14/498 4/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 468435 m, 33996 m/sec, 1917535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 19/498 5/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 616911 m, 29695 m/sec, 2634827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 24/498 7/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 769275 m, 30472 m/sec, 3352616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 29/498 8/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 927153 m, 31575 m/sec, 4071629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 34/498 9/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1086159 m, 31801 m/sec, 4793070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 39/498 10/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1234790 m, 29726 m/sec, 5507123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 44/498 12/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1392221 m, 31486 m/sec, 6225369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 49/498 13/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1548110 m, 31177 m/sec, 6943283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 54/498 14/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1695759 m, 29529 m/sec, 7666979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 59/498 15/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1845659 m, 29980 m/sec, 8391715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 64/498 16/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 1981063 m, 27080 m/sec, 9118277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 69/498 18/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2121650 m, 28117 m/sec, 9839547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 74/498 18/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2252435 m, 26157 m/sec, 10555783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 79/498 19/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2385798 m, 26672 m/sec, 11270452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 84/498 21/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2528421 m, 28524 m/sec, 11988403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 89/498 22/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2678913 m, 30098 m/sec, 12693813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 94/498 23/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2827434 m, 29704 m/sec, 13383301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 99/498 24/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 2952465 m, 25006 m/sec, 14073558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 104/498 25/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3076403 m, 24787 m/sec, 14762097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 109/498 26/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3217372 m, 28193 m/sec, 15485338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 114/498 27/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3356010 m, 27727 m/sec, 16199009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 119/498 28/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3493138 m, 27425 m/sec, 16927716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 124/498 29/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3620840 m, 25540 m/sec, 17653123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 129/498 30/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3767916 m, 29415 m/sec, 18376864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 134/498 31/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 3900568 m, 26530 m/sec, 19100894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 139/498 32/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4030672 m, 26020 m/sec, 19815879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 144/498 34/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4190289 m, 31923 m/sec, 20539902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 149/498 35/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4305538 m, 23049 m/sec, 21267002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 154/498 36/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4440622 m, 27016 m/sec, 21979312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 159/498 37/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4582485 m, 28372 m/sec, 22704891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 164/498 38/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4739215 m, 31346 m/sec, 23435575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 169/498 39/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 4899470 m, 32051 m/sec, 24167352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 174/498 41/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5058428 m, 31791 m/sec, 24897897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 179/498 42/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5207027 m, 29719 m/sec, 25628273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 184/498 43/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5342358 m, 27066 m/sec, 26355898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 189/498 44/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5479363 m, 27401 m/sec, 27079746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 194/498 45/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5611133 m, 26354 m/sec, 27799463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 199/498 46/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5749526 m, 27678 m/sec, 28518676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 204/498 47/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 5899340 m, 29962 m/sec, 29248862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 209/498 48/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6026794 m, 25490 m/sec, 29972052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 214/498 49/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6162450 m, 27131 m/sec, 30692869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 219/498 50/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6300464 m, 27602 m/sec, 31411735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 224/498 52/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6447454 m, 29398 m/sec, 32136396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 229/498 53/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6607055 m, 31920 m/sec, 32864159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 234/498 54/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6726523 m, 23893 m/sec, 33589154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 239/498 55/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6861281 m, 26951 m/sec, 34303561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 244/498 56/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 6987786 m, 25301 m/sec, 35019028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 249/498 57/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7136791 m, 29801 m/sec, 35732408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 254/498 58/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7277902 m, 28222 m/sec, 36445130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 259/498 59/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7404283 m, 25276 m/sec, 37152387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 264/498 60/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7523325 m, 23808 m/sec, 37867923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 269/498 61/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7659113 m, 27157 m/sec, 38598226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 274/498 63/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7823647 m, 32906 m/sec, 39318247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 279/498 64/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 7971781 m, 29626 m/sec, 40030156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 284/498 65/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8129494 m, 31542 m/sec, 40741540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 289/498 66/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8284277 m, 30956 m/sec, 41453737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 294/498 67/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8439113 m, 30967 m/sec, 42164789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 299/498 68/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8565468 m, 25271 m/sec, 42873463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 304/498 69/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8697780 m, 26462 m/sec, 43575343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 309/498 70/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8819990 m, 24442 m/sec, 44268336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 314/498 71/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 8966012 m, 29204 m/sec, 44978607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 319/498 72/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9093238 m, 25445 m/sec, 45681586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 324/498 73/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9229539 m, 27260 m/sec, 46381923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 329/498 74/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9377671 m, 29626 m/sec, 47098012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 334/498 76/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9534024 m, 31270 m/sec, 47819727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 339/498 77/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9663957 m, 25986 m/sec, 48536288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 344/498 78/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9798292 m, 26867 m/sec, 49250146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 349/498 78/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 9923396 m, 25020 m/sec, 49957854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 354/498 80/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10061028 m, 27526 m/sec, 50677044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 359/498 81/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10212408 m, 30276 m/sec, 51387809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 364/498 82/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10338897 m, 25297 m/sec, 52088273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 369/498 83/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10448948 m, 22010 m/sec, 52826190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 374/498 84/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10571472 m, 24504 m/sec, 53561707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 379/498 85/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10722317 m, 30169 m/sec, 54283505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 384/498 86/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10845261 m, 24588 m/sec, 54998225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 389/498 87/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 10975500 m, 26047 m/sec, 55717027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 394/498 88/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11111719 m, 27243 m/sec, 56434678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 399/498 89/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11243204 m, 26297 m/sec, 57158981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 404/498 90/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11360742 m, 23507 m/sec, 57884459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 409/498 91/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11481109 m, 24073 m/sec, 58606277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 414/498 92/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11604421 m, 24662 m/sec, 59326709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 419/498 93/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11729100 m, 24935 m/sec, 60040414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 424/498 94/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11839968 m, 22173 m/sec, 60753696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 429/498 94/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 11957689 m, 23544 m/sec, 61459571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 434/498 95/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12079132 m, 24288 m/sec, 62180955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 439/498 96/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12198417 m, 23857 m/sec, 62891290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 444/498 97/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12344239 m, 29164 m/sec, 63610476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 449/498 98/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12473850 m, 25922 m/sec, 64324772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 454/498 99/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12610948 m, 27419 m/sec, 65035842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 459/498 100/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12747860 m, 27382 m/sec, 65740332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 464/498 101/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 12884655 m, 27359 m/sec, 66458047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 469/498 102/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13021616 m, 27392 m/sec, 67169821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 474/498 103/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13130206 m, 21718 m/sec, 67881769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 479/498 104/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13255961 m, 25151 m/sec, 68586273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 484/498 105/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13364289 m, 21665 m/sec, 69284594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 489/498 106/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13481890 m, 23520 m/sec, 69985161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 494/498 107/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-11 13605775 m, 24777 m/sec, 70686818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-45-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 HirschbergSinclair-PT-45-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2991 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/498 3/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 181138 m, 36227 m/sec, 521280 t fired, .
[[35mlola[0m][.] 34 CTL EXCL 5/2991 2/5 HirschbergSinclair-PT-45-CTLCardinality-2024-11 179488 m, -2685257 m/sec, 707401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/498 4/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 327309 m, 29234 m/sec, 1055429 t fired, .
[[35mlola[0m][.] 34 CTL EXCL 10/427 4/5 HirschbergSinclair-PT-45-CTLCardinality-2024-11 364473 m, 36997 m/sec, 1448751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/498 6/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 487923 m, 32122 m/sec, 1607652 t fired, .
[[35mlola[0m][.] 34 CTL EXCL 15/427 5/5 HirschbergSinclair-PT-45-CTLCardinality-2024-11 523924 m, 31890 m/sec, 2182669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/498 8/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 654512 m, 33317 m/sec, 2155967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/498 9/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 801798 m, 29457 m/sec, 2721501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/498 11/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 937194 m, 27079 m/sec, 3308785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/498 12/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1064858 m, 25532 m/sec, 3881620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/498 13/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1181497 m, 23327 m/sec, 4432531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/498 14/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1288345 m, 21369 m/sec, 4986474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/498 16/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1429979 m, 28326 m/sec, 5557075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/498 17/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1559897 m, 25983 m/sec, 6119203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/498 18/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1685264 m, 25073 m/sec, 6675296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/498 20/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1845065 m, 31960 m/sec, 7250544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/498 21/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 1980365 m, 27060 m/sec, 7823263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/498 22/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2120364 m, 27999 m/sec, 8382683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/498 23/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2239191 m, 23765 m/sec, 8950280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/498 24/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2348250 m, 21811 m/sec, 9484560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/498 25/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2467281 m, 23806 m/sec, 10060280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/498 27/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2604489 m, 27441 m/sec, 10620485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/498 28/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2735611 m, 26224 m/sec, 11163411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/498 29/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2858526 m, 24583 m/sec, 11742981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/498 30/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 2974810 m, 23256 m/sec, 12350172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/498 31/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3080060 m, 21050 m/sec, 12956792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/498 32/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3187235 m, 21435 m/sec, 13558803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/498 34/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3335368 m, 29626 m/sec, 14137095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/498 35/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3474820 m, 27890 m/sec, 14712437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/498 37/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3616239 m, 28283 m/sec, 15278103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/498 38/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3731940 m, 23140 m/sec, 15835931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/498 39/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3842305 m, 22073 m/sec, 16372263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/498 41/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 3962307 m, 24000 m/sec, 16942809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/498 42/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4098046 m, 27147 m/sec, 17499526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/498 43/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4228407 m, 26072 m/sec, 18042317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/498 44/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4356073 m, 25533 m/sec, 18612014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/498 46/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4488845 m, 26554 m/sec, 19187881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/498 47/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4604188 m, 23068 m/sec, 19741468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/498 48/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4716364 m, 22435 m/sec, 20294037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/498 49/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4819773 m, 20681 m/sec, 20884323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/498 51/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 4934758 m, 22997 m/sec, 21433588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/498 52/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5043894 m, 21827 m/sec, 21977408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/498 53/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5137917 m, 18804 m/sec, 22536776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/498 54/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5226631 m, 17742 m/sec, 23058413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/498 55/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5317546 m, 18183 m/sec, 23591059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/498 56/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5414680 m, 19426 m/sec, 24125678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/498 57/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5498641 m, 16792 m/sec, 24621681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/498 58/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5585921 m, 17456 m/sec, 25191022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/498 59/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5695668 m, 21949 m/sec, 25762959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/498 60/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5812364 m, 23339 m/sec, 26311348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/498 61/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 5916332 m, 20793 m/sec, 26864286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/498 62/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6018363 m, 20406 m/sec, 27399605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 250/498 63/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6123431 m, 21013 m/sec, 27928903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 255/498 63/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6223774 m, 20068 m/sec, 28447259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 260/498 64/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6317681 m, 18781 m/sec, 29000493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 265/498 65/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6450987 m, 26661 m/sec, 29567039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 270/498 67/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6568359 m, 23474 m/sec, 30122778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 275/498 68/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6685187 m, 23365 m/sec, 30674845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 280/498 68/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6790441 m, 21050 m/sec, 31229243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 285/498 70/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 6893874 m, 20686 m/sec, 31790476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 290/498 71/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7008926 m, 23010 m/sec, 32333593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 295/498 72/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7111700 m, 20554 m/sec, 32877395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 300/498 73/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7198345 m, 17329 m/sec, 33390610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 305/498 74/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7292973 m, 18925 m/sec, 33939902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 310/498 75/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7388676 m, 19140 m/sec, 34473536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 315/498 75/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7473728 m, 17010 m/sec, 34975230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 320/498 76/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7555548 m, 16364 m/sec, 35459104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 325/498 77/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7642973 m, 17485 m/sec, 36032438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 330/498 78/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7755789 m, 22563 m/sec, 36587761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 335/498 79/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7865831 m, 22008 m/sec, 37118464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 340/498 80/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 7969723 m, 20778 m/sec, 37673577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 345/498 81/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8071888 m, 20433 m/sec, 38190875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 350/498 81/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8176823 m, 20987 m/sec, 38725987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 355/498 82/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8267510 m, 18137 m/sec, 39206197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 360/498 83/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8363788 m, 19255 m/sec, 39770941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 365/498 84/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8487077 m, 24657 m/sec, 40374379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 370/498 85/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8591379 m, 20860 m/sec, 40976231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 375/498 86/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8698581 m, 21440 m/sec, 41578981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 380/498 87/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8836553 m, 27594 m/sec, 42161484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 385/498 89/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 8980181 m, 28725 m/sec, 42723340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 390/498 91/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9116876 m, 27339 m/sec, 43296822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 395/498 92/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9233684 m, 23361 m/sec, 43841540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 400/498 93/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9345143 m, 22291 m/sec, 44371726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 405/498 94/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9445208 m, 20013 m/sec, 44894485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 410/498 96/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9584295 m, 27817 m/sec, 45443520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 415/498 97/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9714511 m, 26043 m/sec, 45993768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 420/498 98/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9835749 m, 24247 m/sec, 46546458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 425/498 99/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 9977897 m, 28429 m/sec, 47110468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 430/498 101/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10091084 m, 22637 m/sec, 47674563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 435/498 102/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10208107 m, 23404 m/sec, 48224547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 440/498 103/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10313153 m, 21009 m/sec, 48798620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 445/498 104/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10420017 m, 21372 m/sec, 49362274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 450/498 106/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10536881 m, 23372 m/sec, 49911826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 455/498 107/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10637693 m, 20162 m/sec, 50479466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 460/498 108/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10729819 m, 18425 m/sec, 51018950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 465/498 109/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10816115 m, 17259 m/sec, 51525442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 470/498 110/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 10911697 m, 19116 m/sec, 52068298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 475/498 111/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 11004398 m, 18540 m/sec, 52596015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 480/498 112/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 11090195 m, 17159 m/sec, 53116149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 485/498 112/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 11185854 m, 19131 m/sec, 53703290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 490/498 114/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 11297081 m, 22245 m/sec, 54247512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 495/498 115/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-04 11411678 m, 22919 m/sec, 54788092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-45-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-45-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 2491 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/498 2/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-03 169524 m, 33904 m/sec, 615861 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 5/2491 3/5 HirschbergSinclair-PT-45-CTLCardinality-2024-04 184168 m, -2245502 m/sec, 530229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/498 4/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-03 320988 m, 30292 m/sec, 1257064 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 10/415 4/5 HirschbergSinclair-PT-45-CTLCardinality-2024-04 333272 m, 29820 m/sec, 1078941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/498 5/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-03 464367 m, 28675 m/sec, 1889860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/498 7/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-03 614218 m, 29970 m/sec, 2524609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/498 8/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-03 758352 m, 28826 m/sec, 3150380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 791348
[[35mlola[0m][I] fired transitions : 3298894
[[35mlola[0m][I] time used : 26
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-45-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 616 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 4/616 4/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 260537 m, 52107 m/sec, 460098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 9/616 8/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 538163 m, 55525 m/sec, 1066239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 14/616 11/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 763875 m, 45142 m/sec, 1598269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 19/616 14/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 1034424 m, 54109 m/sec, 2196122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 24/616 17/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 1281579 m, 49431 m/sec, 2782201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 29/616 21/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 1552359 m, 54156 m/sec, 3371120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 34/616 23/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 1819195 m, 53367 m/sec, 3951479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 39/616 26/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 2078676 m, 51896 m/sec, 4536353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 44/616 29/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 2280171 m, 40299 m/sec, 5113398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 49/616 31/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 2481344 m, 40234 m/sec, 5676298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 54/616 33/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 2697903 m, 43311 m/sec, 6220667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 59/616 35/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 2913082 m, 43035 m/sec, 6784107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 64/616 38/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 3148331 m, 47049 m/sec, 7360654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 69/616 40/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 3343816 m, 39097 m/sec, 7930040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 74/616 42/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 3539277 m, 39092 m/sec, 8473818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 79/616 44/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 3754705 m, 43085 m/sec, 9024583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 84/616 46/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 3971030 m, 43265 m/sec, 9586527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 89/616 50/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 4239358 m, 53665 m/sec, 10182602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 94/616 53/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 4483957 m, 48919 m/sec, 10766383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 99/616 56/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 4725874 m, 48383 m/sec, 11357804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 104/616 59/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 4961015 m, 47028 m/sec, 11941083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 109/616 62/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 5158138 m, 39424 m/sec, 12522916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 114/616 64/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 5352894 m, 38951 m/sec, 13073235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 119/616 66/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 5551988 m, 39818 m/sec, 13637523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 124/616 69/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 5744253 m, 38453 m/sec, 14182078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 129/616 72/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 5970688 m, 45287 m/sec, 14775286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 134/616 75/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 6180773 m, 42017 m/sec, 15348567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 139/616 77/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 6379501 m, 39745 m/sec, 15920012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 144/616 80/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 6565152 m, 37130 m/sec, 16462677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 149/616 82/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 6760646 m, 39098 m/sec, 17019838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 154/616 84/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 6960021 m, 39875 m/sec, 17576670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 159/616 87/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 7195857 m, 47167 m/sec, 18146866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 164/616 89/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 7387225 m, 38273 m/sec, 18714809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 169/616 91/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 7586099 m, 39774 m/sec, 19258742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 174/616 93/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 7806546 m, 44089 m/sec, 19806090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 179/616 95/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8002839 m, 39258 m/sec, 20372794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 184/616 97/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8188986 m, 37229 m/sec, 20930259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 189/616 100/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8382627 m, 38728 m/sec, 21473768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 194/616 101/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8545003 m, 32475 m/sec, 22000590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 199/616 103/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8701445 m, 31288 m/sec, 22543693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 204/616 105/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 8860895 m, 31890 m/sec, 23088914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 209/616 107/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9027242 m, 33269 m/sec, 23632239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 214/616 109/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9177611 m, 30073 m/sec, 24133689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 219/616 110/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9338617 m, 32201 m/sec, 24637417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 224/616 112/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9522388 m, 36754 m/sec, 25179842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 229/616 113/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9691477 m, 33817 m/sec, 25688688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 234/616 115/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 9861903 m, 34085 m/sec, 26219974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 239/616 117/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10040730 m, 35765 m/sec, 26787862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 244/616 119/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10228888 m, 37631 m/sec, 27346715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 249/616 121/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10421328 m, 38488 m/sec, 27890422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 254/616 123/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10580664 m, 31867 m/sec, 28427832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 259/616 125/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10733740 m, 30615 m/sec, 28960800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 264/616 127/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 10892333 m, 31718 m/sec, 29507524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 269/616 129/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11058955 m, 33324 m/sec, 30053684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 274/616 130/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11200236 m, 28256 m/sec, 30530674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 279/616 132/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11365905 m, 33133 m/sec, 31048220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 284/616 133/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11546382 m, 36095 m/sec, 31588836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 289/616 135/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11712782 m, 33280 m/sec, 32095227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 294/616 136/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 11882540 m, 33951 m/sec, 32627690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 299/616 138/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 12068171 m, 37126 m/sec, 33164462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 304/616 140/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 12282245 m, 42814 m/sec, 33745094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 309/616 142/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 12492268 m, 42004 m/sec, 34315780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 314/616 144/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 12689825 m, 39511 m/sec, 34899090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 319/616 146/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 12848757 m, 31786 m/sec, 35468792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 324/616 147/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13015670 m, 33382 m/sec, 36004994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 329/616 148/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13158155 m, 28497 m/sec, 36547437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 334/616 149/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13317400 m, 31849 m/sec, 37047178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 339/616 151/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13477569 m, 32033 m/sec, 37604819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 344/616 152/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13654407 m, 35367 m/sec, 38135634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 349/616 154/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13804464 m, 30011 m/sec, 38679051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 354/616 155/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 13938092 m, 26725 m/sec, 39198123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 359/616 156/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14104246 m, 33230 m/sec, 39716286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 364/616 158/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14269746 m, 33100 m/sec, 40267146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 369/616 159/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14456243 m, 37299 m/sec, 40836937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 374/616 161/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14612926 m, 31336 m/sec, 41403150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 379/616 162/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14773741 m, 32163 m/sec, 41950921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 384/616 163/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 14971260 m, 39503 m/sec, 42505652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 389/616 165/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15110750 m, 27898 m/sec, 43079012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 394/616 166/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15278832 m, 33616 m/sec, 43620025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 399/616 167/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15408241 m, 25881 m/sec, 44149895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 404/616 168/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15539310 m, 26213 m/sec, 44676228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 409/616 169/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15658219 m, 23781 m/sec, 45227462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 414/616 170/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15800714 m, 28499 m/sec, 45759124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 419/616 171/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 15924341 m, 24725 m/sec, 46228535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 424/616 172/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16045955 m, 24322 m/sec, 46774625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 429/616 173/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16202899 m, 31388 m/sec, 47297270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 434/616 174/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16346503 m, 28720 m/sec, 47781575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 439/616 176/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16492085 m, 29116 m/sec, 48345773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 444/616 177/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16620355 m, 25654 m/sec, 48905365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 449/616 178/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16783541 m, 32637 m/sec, 49451890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 454/616 179/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 16917601 m, 26812 m/sec, 49975647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 459/616 180/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17050032 m, 26486 m/sec, 50502236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 464/616 181/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17166306 m, 23254 m/sec, 51047291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 469/616 182/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17301417 m, 27022 m/sec, 51580957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 474/616 183/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17432715 m, 26259 m/sec, 52066325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 479/616 184/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17539158 m, 21288 m/sec, 52588812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 484/616 185/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17698454 m, 31859 m/sec, 53125955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 489/616 186/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17846470 m, 29603 m/sec, 53616792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 494/616 187/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 17989225 m, 28551 m/sec, 54161714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 499/616 189/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 18134662 m, 29087 m/sec, 54694253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 504/616 190/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 18324035 m, 37874 m/sec, 55267706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 509/616 193/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 18552162 m, 45625 m/sec, 55902009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 514/616 196/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 18766865 m, 42940 m/sec, 56525456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 519/616 198/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 18960441 m, 38715 m/sec, 57139564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 524/616 200/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 19164559 m, 40823 m/sec, 57749247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 529/616 202/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 19423358 m, 51759 m/sec, 58325019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 534/616 205/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 19660813 m, 47491 m/sec, 58879264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 539/616 207/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 19890102 m, 45857 m/sec, 59433103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 544/616 209/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 20076321 m, 37243 m/sec, 59978283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 549/616 211/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 20254852 m, 35706 m/sec, 60488880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 554/616 212/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 20446654 m, 38360 m/sec, 61030168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 559/616 214/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 20615313 m, 33731 m/sec, 61518267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 564/616 216/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 20825693 m, 42076 m/sec, 62063422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 569/616 218/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21018692 m, 38599 m/sec, 62594166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 574/616 220/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21204004 m, 37062 m/sec, 63131162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 579/616 221/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21382079 m, 35615 m/sec, 63643728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 584/616 223/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21556559 m, 34896 m/sec, 64149743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 589/616 224/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21723248 m, 33337 m/sec, 64627975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 594/616 226/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 21948935 m, 45137 m/sec, 65171556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 599/616 228/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 22135436 m, 37300 m/sec, 65707425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 604/616 230/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 22322508 m, 37414 m/sec, 66216906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 609/616 231/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 22526075 m, 40713 m/sec, 66726980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 614/616 233/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-02 22723410 m, 39467 m/sec, 67257236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-45-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 615 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-45-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1846 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/615 3/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 206334 m, 41266 m/sec, 595873 t fired, .
[[35mlola[0m][.] 7 CTL EXCL 5/1846 5/5 HirschbergSinclair-PT-45-CTLCardinality-2024-02 312113 m, -4482259 m/sec, 557132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for HirschbergSinclair-PT-45-CTLCardinality-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/615 5/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 356875 m, 30108 m/sec, 1174906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/615 6/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 522018 m, 33028 m/sec, 1717974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/615 8/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 690569 m, 33710 m/sec, 2297712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/615 9/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 835467 m, 28979 m/sec, 2875823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/615 11/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 976361 m, 28178 m/sec, 3458380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/615 13/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1095569 m, 23841 m/sec, 4032208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/615 14/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1212072 m, 23300 m/sec, 4582343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/615 15/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1323462 m, 22278 m/sec, 5152261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/615 16/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1466627 m, 28633 m/sec, 5723629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/615 17/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1601227 m, 26920 m/sec, 6280747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/615 18/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1726818 m, 25118 m/sec, 6853992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/615 20/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 1886494 m, 31935 m/sec, 7409019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/615 21/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2023617 m, 27424 m/sec, 8001255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/615 23/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2158299 m, 26936 m/sec, 8573808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/615 24/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2279832 m, 24306 m/sec, 9149463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/615 25/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2390294 m, 22092 m/sec, 9701287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/615 26/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2523963 m, 26733 m/sec, 10276232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/615 27/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2654037 m, 26014 m/sec, 10815830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/615 28/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2776113 m, 24415 m/sec, 11343559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/615 29/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 2900838 m, 24945 m/sec, 11946629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/615 30/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3009887 m, 21809 m/sec, 12563213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/615 31/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3121723 m, 22367 m/sec, 13175548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/615 32/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3231393 m, 21934 m/sec, 13787949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/615 34/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3398968 m, 33515 m/sec, 14377080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/615 36/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3539642 m, 28134 m/sec, 14971749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/615 38/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3668300 m, 25731 m/sec, 15536564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/615 39/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3787265 m, 23793 m/sec, 16101918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/615 40/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 3893156 m, 21178 m/sec, 16641720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/615 41/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4033920 m, 28152 m/sec, 17220412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/615 42/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4167641 m, 26744 m/sec, 17782079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/615 43/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4289443 m, 24360 m/sec, 18336652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/615 45/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4436159 m, 29343 m/sec, 18921528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/615 46/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4551363 m, 23040 m/sec, 19495110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/615 48/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4670201 m, 23767 m/sec, 20054721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/615 49/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4777365 m, 21432 m/sec, 20653400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/615 50/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4880402 m, 20607 m/sec, 21181743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/615 52/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 4995260 m, 22971 m/sec, 21722581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/615 53/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5097025 m, 20353 m/sec, 22298435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/615 54/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5190919 m, 18778 m/sec, 22847716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/615 55/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5280622 m, 17940 m/sec, 23373879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/615 56/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5379136 m, 19702 m/sec, 23926292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/615 57/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5470435 m, 18259 m/sec, 24454947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/615 57/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5556352 m, 17183 m/sec, 24987762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/615 58/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5658366 m, 20402 m/sec, 25579358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/615 60/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5776255 m, 23577 m/sec, 26141154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/615 61/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5887386 m, 22226 m/sec, 26702608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/615 62/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 5993437 m, 21210 m/sec, 27267459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1994 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 245/615 62/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 6096085 m, 20529 m/sec, 27802563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1999 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 250/615 63/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 6204989 m, 21780 m/sec, 28347839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2004 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 255/615 64/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 6300669 m, 19136 m/sec, 28896446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2009 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 260/615 65/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 6430437 m, 25953 m/sec, 29485872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2014 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-45-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-45-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 265/615 66/2000 HirschbergSinclair-PT-45-CTLCardinality-2024-00 6555365 m, 24985 m/sec, 30060611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2019 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-45-CTLCardinality-2024-06: CTL true CTL model checker[0m

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-45, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588300121"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;