About the Execution of LoLA for HirschbergSinclair-PT-40
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13028.632 | 3600000.00 | 3730213.00 | 9731.80 | ???????F???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588300113.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-40, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588300113
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 113K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.6K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 13 03:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Apr 13 03:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 03:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 13 03:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 580K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-00
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-01
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-02
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-03
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-04
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-05
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-06
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-07
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-08
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-09
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-10
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2024-11
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2023-12
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2023-13
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2023-14
FORMULA_NAME HirschbergSinclair-PT-40-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717094092129
FORMULA HirschbergSinclair-PT-40-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 HirschbergSinclair-PT-40-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for HirschbergSinclair-PT-40-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 182 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type FNDP) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type FNDP) for HirschbergSinclair-PT-40-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for HirschbergSinclair-PT-40-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-40-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 204 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type FNDP) for HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 18 HirschbergSinclair-PT-40-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for HirschbergSinclair-PT-40-CTLCardinality-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 4/204 2/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 197354 m, 39470 m/sec, 847168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 9/204 3/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 435034 m, 47536 m/sec, 2027227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 14/204 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 660875 m, 45168 m/sec, 3184534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 19/204 6/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 870691 m, 41963 m/sec, 4355816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 24/204 7/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 1065109 m, 38883 m/sec, 5523911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 29/204 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 1272332 m, 41444 m/sec, 6675814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 34/204 9/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 1473738 m, 40281 m/sec, 7820020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 39/204 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 1663696 m, 37991 m/sec, 8959011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 44/204 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 1868932 m, 41047 m/sec, 10109116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 49/204 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2071973 m, 40608 m/sec, 11289168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 54/204 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2261653 m, 37936 m/sec, 12447071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 59/204 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2451536 m, 37976 m/sec, 13611912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 64/204 16/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2627407 m, 35174 m/sec, 14782103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 69/204 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2793389 m, 33196 m/sec, 15942087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 74/204 18/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 2961295 m, 33581 m/sec, 17083363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 79/204 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 3141809 m, 36102 m/sec, 18231532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 84/204 20/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 3301304 m, 31899 m/sec, 19375157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 89/204 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 3465376 m, 32814 m/sec, 20504910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 94/204 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 3683398 m, 43604 m/sec, 21650318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 99/204 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 3888422 m, 41004 m/sec, 22806875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 104/204 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 4088055 m, 39926 m/sec, 23951423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 109/204 25/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 4261982 m, 34785 m/sec, 25104517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 114/204 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 4457839 m, 39171 m/sec, 26217540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 119/204 27/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 4628768 m, 34185 m/sec, 27329076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 124/204 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 4824253 m, 39097 m/sec, 28471701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 129/204 29/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5000357 m, 35220 m/sec, 29622651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 134/204 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5174779 m, 34884 m/sec, 30765851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 139/204 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5334250 m, 31894 m/sec, 31906881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 144/204 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5497128 m, 32575 m/sec, 33037630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 149/204 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5657166 m, 32007 m/sec, 34139911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 154/204 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5806607 m, 29888 m/sec, 35246657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 159/204 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 5999042 m, 38487 m/sec, 36369836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 164/204 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6167189 m, 33629 m/sec, 37490264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 169/204 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6338288 m, 34219 m/sec, 38606732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 174/204 38/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6491836 m, 30709 m/sec, 39724732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 179/204 39/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6654860 m, 32604 m/sec, 40840191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 184/204 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6810801 m, 31188 m/sec, 41924725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 189/204 41/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 6959678 m, 29775 m/sec, 43010089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 194/204 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 7176282 m, 43320 m/sec, 44167020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 199/204 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 7368447 m, 38433 m/sec, 45334875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 204/204 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-08 7551556 m, 36621 m/sec, 46458950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 2 0 0 8 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 203 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-40-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 3259 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/203 2/5 HirschbergSinclair-PT-40-CTLCardinality-2024-08 256443 m, -1459022 m/sec, 1118985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/203 3/5 HirschbergSinclair-PT-40-CTLCardinality-2024-08 493161 m, 47343 m/sec, 2317806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/203 5/5 HirschbergSinclair-PT-40-CTLCardinality-2024-08 723587 m, 46085 m/sec, 3514050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 HirschbergSinclair-PT-40-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 215 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 931
[[35mlola[0m][I] fired transitions : 932
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 HirschbergSinclair-PT-40-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 231 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 461
[[35mlola[0m][I] fired transitions : 460
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 HirschbergSinclair-PT-40-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 249 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 5/249 3/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 200813 m, 40162 m/sec, 632387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 10/249 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 380163 m, 35870 m/sec, 1301152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 15/249 7/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 533486 m, 30664 m/sec, 1963051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 20/249 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 685540 m, 30410 m/sec, 2635691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 25/249 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 854099 m, 33711 m/sec, 3301187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 30/249 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1006235 m, 30427 m/sec, 3963869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 35/249 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1140136 m, 26780 m/sec, 4633878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 40/249 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1288368 m, 29646 m/sec, 5297276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 45/249 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1414611 m, 25248 m/sec, 5961870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 50/249 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1535659 m, 24209 m/sec, 6621242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 55/249 16/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1656666 m, 24201 m/sec, 7288135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 60/249 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1782275 m, 25121 m/sec, 7947163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 65/249 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 1922758 m, 28096 m/sec, 8615214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 70/249 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2093967 m, 34241 m/sec, 9282474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 75/249 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2246268 m, 30460 m/sec, 9942333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 80/249 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2400961 m, 30938 m/sec, 10599498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 85/249 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2530377 m, 25883 m/sec, 11264525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 90/249 27/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2656207 m, 25166 m/sec, 11920003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 95/249 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2775775 m, 23913 m/sec, 12566119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 100/249 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 2902525 m, 25350 m/sec, 13221293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 105/249 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3019800 m, 23455 m/sec, 13868953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 110/249 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3165184 m, 29076 m/sec, 14545559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 115/249 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3291585 m, 25280 m/sec, 15225589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 120/249 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3409695 m, 23622 m/sec, 15911587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 125/249 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3531628 m, 24386 m/sec, 16587087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 130/249 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3640916 m, 21857 m/sec, 17273685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 135/249 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3755000 m, 22816 m/sec, 17963297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 140/249 39/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 3923601 m, 33720 m/sec, 18648284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 145/249 41/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4081449 m, 31569 m/sec, 19327160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 150/249 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4235269 m, 30764 m/sec, 20002202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 155/249 44/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4364319 m, 25810 m/sec, 20680091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 160/249 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4490577 m, 25251 m/sec, 21354183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 165/249 46/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4617552 m, 25395 m/sec, 22026257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 170/249 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4741490 m, 24787 m/sec, 22700468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 175/249 49/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 4875628 m, 26827 m/sec, 23382174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 180/249 50/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5021066 m, 29087 m/sec, 24057307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 185/249 51/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5141932 m, 24173 m/sec, 24733435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 190/249 53/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5272266 m, 26066 m/sec, 25403345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 195/249 53/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5392930 m, 24132 m/sec, 26074630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 200/249 55/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5502936 m, 22001 m/sec, 26741722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 205/249 56/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5622994 m, 24011 m/sec, 27403363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 210/249 57/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5744946 m, 24390 m/sec, 28064022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 215/249 58/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5853060 m, 21622 m/sec, 28736040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 220/249 58/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 5965830 m, 22554 m/sec, 29399734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 225/249 59/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 6066619 m, 20157 m/sec, 30065671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 230/249 60/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 6168879 m, 20452 m/sec, 30725658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 235/249 61/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 6270362 m, 20296 m/sec, 31385838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 240/249 62/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 6375254 m, 20978 m/sec, 32053781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 245/249 62/2000 HirschbergSinclair-PT-40-CTLCardinality-2023-13 6485675 m, 22084 m/sec, 32718341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 1 0 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 249 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 HirschbergSinclair-PT-40-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 2989 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/249 3/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 205997 m, 41199 m/sec, 614647 t fired, .
[[35mlola[0m][.] 56 CTL EXCL 4/2989 3/5 HirschbergSinclair-PT-40-CTLCardinality-2023-13 206544 m, -1255826 m/sec, 650163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/249 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 394464 m, 37693 m/sec, 1243991 t fired, .
[[35mlola[0m][.] 56 CTL EXCL 9/229 5/5 HirschbergSinclair-PT-40-CTLCardinality-2023-13 386502 m, 35991 m/sec, 1330751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 56 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/249 7/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 578883 m, 36883 m/sec, 1891372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/249 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 742874 m, 32798 m/sec, 2538045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/249 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 880235 m, 27472 m/sec, 3166495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/249 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1001564 m, 24265 m/sec, 3752327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/249 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1160445 m, 31776 m/sec, 4384386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/249 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1304383 m, 28787 m/sec, 4998004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/249 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1482018 m, 35527 m/sec, 5639633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/249 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1640179 m, 31632 m/sec, 6268079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/249 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1771826 m, 26329 m/sec, 6890698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/249 20/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 1902235 m, 26081 m/sec, 7508667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 65/249 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2060157 m, 31584 m/sec, 8127074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 70/249 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2202407 m, 28450 m/sec, 8748132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 75/249 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2356792 m, 30877 m/sec, 9382614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 80/249 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2517918 m, 32225 m/sec, 10018195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 85/249 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2661318 m, 28680 m/sec, 10642657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 90/249 29/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2787828 m, 25302 m/sec, 11246455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 95/249 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 2940929 m, 30620 m/sec, 11876794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 100/249 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3086933 m, 29200 m/sec, 12484476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 105/249 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3236422 m, 29897 m/sec, 13127393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 110/249 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3374248 m, 27565 m/sec, 13762324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 115/249 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3500819 m, 25314 m/sec, 14376207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 120/249 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3628392 m, 25514 m/sec, 15018010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 125/249 39/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3746969 m, 23715 m/sec, 15593180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 130/249 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3853329 m, 21272 m/sec, 16214716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 135/249 41/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 3958251 m, 20984 m/sec, 16822502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 140/249 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4064359 m, 21221 m/sec, 17423478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 145/249 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4158213 m, 18770 m/sec, 17975095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 150/249 44/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4282171 m, 24791 m/sec, 18622007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 155/249 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4407466 m, 25059 m/sec, 19221604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 160/249 46/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4529705 m, 24447 m/sec, 19839922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 165/249 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4643390 m, 22737 m/sec, 20421194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 170/249 48/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4744793 m, 20280 m/sec, 20958508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 175/249 49/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 4901475 m, 31336 m/sec, 21583471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 180/249 51/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5044614 m, 28627 m/sec, 22177388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 185/249 53/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5185522 m, 28181 m/sec, 22789888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 190/249 54/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5309978 m, 24891 m/sec, 23376184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 195/249 55/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5427138 m, 23432 m/sec, 23962184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 200/249 56/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5533184 m, 21209 m/sec, 24517999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 205/249 57/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5657436 m, 24850 m/sec, 25110975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 210/249 59/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5793065 m, 27125 m/sec, 25693789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 215/249 60/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 5925139 m, 26414 m/sec, 26273828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 220/249 60/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6044314 m, 23835 m/sec, 26841331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 225/249 61/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6161822 m, 23501 m/sec, 27458936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 230/249 62/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6299506 m, 27536 m/sec, 28168736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 235/249 64/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6436402 m, 27379 m/sec, 28876275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 240/249 65/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6595906 m, 31900 m/sec, 29570062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 245/249 67/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-11 6750434 m, 30905 m/sec, 30186933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 1 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 HirschbergSinclair-PT-40-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 249 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 37 HirschbergSinclair-PT-40-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2739 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12481
[[35mlola[0m][I] fired transitions : 20676
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/249 3/5 HirschbergSinclair-PT-40-CTLCardinality-2024-11 196502 m, -1310786 m/sec, 577364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 1 0 9 0 0 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/249 4/5 HirschbergSinclair-PT-40-CTLCardinality-2024-11 380032 m, 36706 m/sec, 1196782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-40-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/272 2/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 155442 m, 31088 m/sec, 580788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/272 4/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 279922 m, 24896 m/sec, 1176692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/272 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 425198 m, 29055 m/sec, 1772455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 20/272 6/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 561111 m, 27182 m/sec, 2387616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 25/272 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 680628 m, 23903 m/sec, 2984457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 30/272 9/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 798090 m, 23492 m/sec, 3571138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 35/272 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 899459 m, 20273 m/sec, 4152075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 40/272 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 995075 m, 19123 m/sec, 4715700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 45/272 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1113645 m, 23714 m/sec, 5309479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 50/272 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1229209 m, 23112 m/sec, 5894962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 55/272 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1337393 m, 21636 m/sec, 6479337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 60/272 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1473693 m, 27260 m/sec, 7080847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 65/272 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1592756 m, 23812 m/sec, 7674549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 70/272 18/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1701664 m, 21781 m/sec, 8263719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 75/272 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1802681 m, 20203 m/sec, 8843994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 80/272 20/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 1902234 m, 19910 m/sec, 9410877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 85/272 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2014709 m, 22495 m/sec, 9960785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 90/272 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2125769 m, 22212 m/sec, 10531746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 95/272 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2234571 m, 21760 m/sec, 11128170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 100/272 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2358194 m, 24724 m/sec, 11746250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 105/272 25/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2477357 m, 23832 m/sec, 12340853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 110/272 27/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2597517 m, 24032 m/sec, 12929779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 115/272 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2697572 m, 20011 m/sec, 13510874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 120/272 29/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2793066 m, 19098 m/sec, 14065612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 125/272 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 2908937 m, 23174 m/sec, 14659071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 130/272 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3023106 m, 22833 m/sec, 15233380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 135/272 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3128611 m, 21101 m/sec, 15805227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 140/272 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3244911 m, 23260 m/sec, 16405824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 145/272 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3349684 m, 20954 m/sec, 17000321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 150/272 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3448516 m, 19766 m/sec, 17567440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 155/272 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3542912 m, 18879 m/sec, 18154863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 160/272 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3644178 m, 20253 m/sec, 18734806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 165/272 39/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3737558 m, 18676 m/sec, 19284632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 170/272 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3822440 m, 16976 m/sec, 19857545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 175/272 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3905449 m, 16601 m/sec, 20424317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 180/272 41/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 3989149 m, 16740 m/sec, 20975569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 185/272 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4070158 m, 16201 m/sec, 21526443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 190/272 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4143199 m, 14608 m/sec, 22029174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 195/272 44/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4233800 m, 18120 m/sec, 22621758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 200/272 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4334130 m, 20066 m/sec, 23197266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 205/272 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4426593 m, 18492 m/sec, 23744599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 210/272 46/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4520567 m, 18794 m/sec, 24315922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 215/272 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4611756 m, 18237 m/sec, 24865950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 220/272 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4696682 m, 16985 m/sec, 25399973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 225/272 48/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4785935 m, 17850 m/sec, 25962807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 230/272 50/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 4915189 m, 25850 m/sec, 26555597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 235/272 51/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5027037 m, 22369 m/sec, 27129650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 240/272 52/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5134394 m, 21471 m/sec, 27715341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 245/272 53/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5241560 m, 21433 m/sec, 28270962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 250/272 54/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5336250 m, 18938 m/sec, 28843696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 255/272 55/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5428405 m, 18431 m/sec, 29396448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 260/272 56/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5515018 m, 17322 m/sec, 29938892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 265/272 57/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5600601 m, 17116 m/sec, 30476942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 270/272 58/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-09 5713443 m, 22568 m/sec, 31058175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 HirschbergSinclair-PT-40-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-40-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 2449 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/272 2/5 HirschbergSinclair-PT-40-CTLCardinality-2024-09 163254 m, -1110037 m/sec, 611952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/272 4/5 HirschbergSinclair-PT-40-CTLCardinality-2024-09 287976 m, 24944 m/sec, 1216017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/272 5/5 HirschbergSinclair-PT-40-CTLCardinality-2024-09 434105 m, 29225 m/sec, 1811427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 HirschbergSinclair-PT-40-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/303 3/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 171194 m, 34238 m/sec, 589509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/303 4/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 257080 m, 17177 m/sec, 1205223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/303 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 327125 m, 14009 m/sec, 1809080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/303 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 400078 m, 14590 m/sec, 2407703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/303 6/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 483943 m, 16773 m/sec, 3003399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/303 7/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 554321 m, 14075 m/sec, 3606726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/303 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 636364 m, 16408 m/sec, 4219878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/303 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 705833 m, 13893 m/sec, 4820920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/303 9/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 770340 m, 12901 m/sec, 5428370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/303 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 839576 m, 13847 m/sec, 6027392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/303 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 899665 m, 12017 m/sec, 6619034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/303 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 954228 m, 10912 m/sec, 7203808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/303 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1010397 m, 11233 m/sec, 7788907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/303 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1061234 m, 10167 m/sec, 8342633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/303 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1119430 m, 11639 m/sec, 8944095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/303 13/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1187561 m, 13626 m/sec, 9534626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/303 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1252264 m, 12940 m/sec, 10120396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/303 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1315100 m, 12567 m/sec, 10701060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/303 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1372733 m, 11526 m/sec, 11263975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/303 15/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1438103 m, 13074 m/sec, 11874695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/303 16/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1516355 m, 15650 m/sec, 12475524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/303 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1583202 m, 13369 m/sec, 13059166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/303 18/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1648017 m, 12963 m/sec, 13663896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/303 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1714808 m, 13358 m/sec, 14246159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/303 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1773389 m, 11716 m/sec, 14839339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/303 20/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1827785 m, 10879 m/sec, 15419467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/303 20/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1883532 m, 11149 m/sec, 16005083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/303 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1933277 m, 9949 m/sec, 16545676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/303 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 1993074 m, 11959 m/sec, 17146124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/303 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2059338 m, 13252 m/sec, 17725065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/303 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2123887 m, 12909 m/sec, 18309240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/303 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2185561 m, 12334 m/sec, 18880332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 165/303 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2242358 m, 11359 m/sec, 19436093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 170/303 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2303531 m, 12234 m/sec, 20048251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 175/303 24/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2358159 m, 10925 m/sec, 20670717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 180/303 25/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2436607 m, 15689 m/sec, 21279515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 185/303 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2505935 m, 13865 m/sec, 21879097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 190/303 27/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2569597 m, 12732 m/sec, 22480533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 195/303 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2639699 m, 14020 m/sec, 23085490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 200/303 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2700811 m, 12222 m/sec, 23672458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 205/303 29/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2755793 m, 10996 m/sec, 24259654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 210/303 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2811691 m, 11179 m/sec, 24839880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 215/303 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2863743 m, 10410 m/sec, 25409295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 220/303 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2918327 m, 10916 m/sec, 25997238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 225/303 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 2987720 m, 13878 m/sec, 26594603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 230/303 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3051525 m, 12761 m/sec, 27174196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 235/303 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3115246 m, 12744 m/sec, 27753752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 240/303 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3173424 m, 11635 m/sec, 28320173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 245/303 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3229160 m, 11147 m/sec, 28916198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 250/303 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3295198 m, 13207 m/sec, 29520090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 255/303 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3360692 m, 13098 m/sec, 30110338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 260/303 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3416664 m, 11194 m/sec, 30713143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 265/303 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3471947 m, 11056 m/sec, 31289964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 270/303 36/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3525637 m, 10738 m/sec, 31867789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 275/303 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3575538 m, 9980 m/sec, 32415754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 280/303 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3627395 m, 10371 m/sec, 33035440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 285/303 38/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3682721 m, 11065 m/sec, 33626343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 290/303 39/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3738193 m, 11094 m/sec, 34200114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 295/303 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3789593 m, 10280 m/sec, 34761000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 300/303 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-05 3840391 m, 10159 m/sec, 35320637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-40-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 HirschbergSinclair-PT-40-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2124 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/303 4/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 274891 m, 54978 m/sec, 636322 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 4/2124 3/5 HirschbergSinclair-PT-40-CTLCardinality-2024-05 169857 m, -734106 m/sec, 579972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/303 6/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 518405 m, 48702 m/sec, 1293316 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 9/265 4/5 HirschbergSinclair-PT-40-CTLCardinality-2024-05 254415 m, 16911 m/sec, 1181463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/303 9/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 773665 m, 51052 m/sec, 1974346 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 14/265 5/5 HirschbergSinclair-PT-40-CTLCardinality-2024-05 325625 m, 14242 m/sec, 1795853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/303 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 996798 m, 44626 m/sec, 2659485 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 19/265 5/5 HirschbergSinclair-PT-40-CTLCardinality-2024-05 400158 m, 14906 m/sec, 2408277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/303 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 1208267 m, 42293 m/sec, 3340947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/303 16/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 1445933 m, 47533 m/sec, 4025135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/303 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 1703453 m, 51504 m/sec, 4716027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/303 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 1922775 m, 43864 m/sec, 5402791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/303 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 2134213 m, 42287 m/sec, 6088196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/303 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 2384858 m, 50129 m/sec, 6764491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/303 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 2631808 m, 49390 m/sec, 7443218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/303 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 2844546 m, 42547 m/sec, 8118468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/303 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 3055319 m, 42154 m/sec, 8796657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/303 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 3275225 m, 43981 m/sec, 9472895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/303 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 3495240 m, 44003 m/sec, 10148895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/303 38/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 3704352 m, 41822 m/sec, 10823148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/303 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 3893545 m, 37838 m/sec, 11500470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/303 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 4096183 m, 40527 m/sec, 12176962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/303 44/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 4277234 m, 36210 m/sec, 12849629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/303 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 4450451 m, 34643 m/sec, 13494604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/303 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 4634084 m, 36726 m/sec, 14168095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/303 48/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 4821039 m, 37391 m/sec, 14844449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/303 51/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 5049390 m, 45670 m/sec, 15526507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/303 53/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 5259418 m, 42005 m/sec, 16181850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/303 55/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 5472806 m, 42677 m/sec, 16862407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/303 57/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 5675775 m, 40593 m/sec, 17542244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/303 59/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 5861723 m, 37189 m/sec, 18224682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/303 60/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 6046158 m, 36887 m/sec, 18902827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/303 62/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 6229059 m, 36580 m/sec, 19572203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/303 63/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 6413995 m, 36987 m/sec, 20259061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/303 65/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 6638875 m, 44976 m/sec, 20931734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/303 68/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 6884020 m, 49029 m/sec, 21602914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/303 69/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 7098551 m, 42906 m/sec, 22274831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/303 71/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 7303189 m, 40927 m/sec, 22939073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/303 73/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 7518206 m, 43003 m/sec, 23610690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/303 75/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 7737741 m, 43907 m/sec, 24281046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/303 77/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 7941923 m, 40836 m/sec, 24947877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/303 79/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 8137253 m, 39066 m/sec, 25619276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/303 81/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 8331341 m, 38817 m/sec, 26286052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/303 82/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 8515474 m, 36826 m/sec, 26956951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/303 84/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 8694483 m, 35801 m/sec, 27616267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/303 85/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 8874291 m, 35961 m/sec, 28285984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/303 87/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 9048828 m, 34907 m/sec, 28950207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/303 88/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 9247552 m, 39744 m/sec, 29618616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/303 91/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 9471587 m, 44807 m/sec, 30290924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/303 93/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 9677693 m, 41221 m/sec, 30965232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/303 95/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 9887018 m, 41865 m/sec, 31637726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/303 96/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10078394 m, 38275 m/sec, 32303306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/303 98/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10258814 m, 36084 m/sec, 32977302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 251/303 100/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10439526 m, 36142 m/sec, 33642082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 256/303 101/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10618532 m, 35801 m/sec, 34306839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 261/303 102/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10798089 m, 35911 m/sec, 34988244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 266/303 104/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 10997950 m, 39972 m/sec, 35675624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 271/303 106/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 11246833 m, 49776 m/sec, 36361826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 276/303 108/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 11484402 m, 47513 m/sec, 37035231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 281/303 110/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 11691086 m, 41336 m/sec, 37705273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 286/303 111/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 11896720 m, 41126 m/sec, 38376072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 291/303 113/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 12113877 m, 43431 m/sec, 39049512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 296/303 115/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 12328362 m, 42897 m/sec, 39721297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 301/303 116/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-04 12533357 m, 40999 m/sec, 40390561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-40-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-40-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 1818 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/303 4/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 248447 m, 49689 m/sec, 612651 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 5/1818 4/5 HirschbergSinclair-PT-40-CTLCardinality-2024-04 287424 m, -2449186 m/sec, 669329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for HirschbergSinclair-PT-40-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/303 5/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 423749 m, 35060 m/sec, 1236540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/303 7/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 604368 m, 36123 m/sec, 1811642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/303 8/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 770486 m, 33223 m/sec, 2403789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/303 10/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 939098 m, 33722 m/sec, 3028453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/303 11/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1074648 m, 27110 m/sec, 3640198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/303 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1204349 m, 25940 m/sec, 4250136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/303 12/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1332356 m, 25601 m/sec, 4822313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/303 14/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1512465 m, 36021 m/sec, 5471358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/303 17/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1686963 m, 34899 m/sec, 6060051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/303 18/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1859936 m, 34594 m/sec, 6670878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/303 19/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 1996188 m, 27250 m/sec, 7270876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/303 21/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2123582 m, 25478 m/sec, 7860783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/303 22/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2255864 m, 26456 m/sec, 8441102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/303 23/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2415997 m, 32026 m/sec, 9065474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/303 25/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2564761 m, 29752 m/sec, 9677659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/303 26/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2696469 m, 26341 m/sec, 10278811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/303 27/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2833574 m, 27421 m/sec, 10880057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/303 28/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 2957980 m, 24881 m/sec, 11496879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/303 29/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3096476 m, 27699 m/sec, 12100436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/303 30/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3213692 m, 23443 m/sec, 12673875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/303 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3310846 m, 19430 m/sec, 13223693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/303 31/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3417638 m, 21358 m/sec, 13780016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/303 32/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3509036 m, 18279 m/sec, 14292065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/303 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3605846 m, 19362 m/sec, 14837555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/303 33/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3705074 m, 19845 m/sec, 15398631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/303 34/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3811025 m, 21190 m/sec, 15961757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/303 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3908897 m, 19574 m/sec, 16491256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/303 35/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 3998262 m, 17873 m/sec, 16998267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/303 37/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4145853 m, 29518 m/sec, 17601196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/303 38/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4319013 m, 34632 m/sec, 18193790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/303 40/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4485127 m, 33222 m/sec, 18778446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/303 41/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4618277 m, 26630 m/sec, 19360162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/303 42/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4738085 m, 23961 m/sec, 19914964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/303 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4865387 m, 25460 m/sec, 20483658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/303 43/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 4997576 m, 26437 m/sec, 21053899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/303 45/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5171048 m, 34694 m/sec, 21630238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/303 46/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5319289 m, 29648 m/sec, 22200530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/303 46/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5458961 m, 27934 m/sec, 22774302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/303 47/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5607709 m, 29749 m/sec, 23348685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/303 48/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5723000 m, 23058 m/sec, 23908129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/303 48/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5834228 m, 22245 m/sec, 24445133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/303 49/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 5941084 m, 21371 m/sec, 24988485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-11: DISJ 0 0 0 0 9 0 1 1
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/303 50/2000 HirschbergSinclair-PT-40-CTLCardinality-2024-03 6056854 m, 23154 m/sec, 25550443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-40-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-40-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-40-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-40"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-40, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588300113"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-40.tgz
mv HirschbergSinclair-PT-40 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;