About the Execution of LoLA for HirschbergSinclair-PT-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2710.088 | 410921.00 | 413503.00 | 1230.90 | FTFTTFFFFTTTTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588200058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HirschbergSinclair-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588200058
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.4K Apr 22 14:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Apr 22 14:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 03:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 13 03:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 03:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 13 03:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 157K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-00
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-01
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-02
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-03
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-04
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-05
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-06
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-07
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-08
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-09
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-10
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-11
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-12
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-13
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-14
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717066669176
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-08: AU false state space /ER[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 410 secs. Pages in use: 27
BK_STOP 1717067080097
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-05-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 57
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 HirschbergSinclair-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 HirschbergSinclair-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 21 HirschbergSinclair-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 21 HirschbergSinclair-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for HirschbergSinclair-PT-05-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for HirschbergSinclair-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 24 HirschbergSinclair-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 27 HirschbergSinclair-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 359632
[[35mlola[0m][I] fired transitions : 2324215
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 HirschbergSinclair-PT-05-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 558
[[35mlola[0m][I] fired transitions : 874
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 HirschbergSinclair-PT-05-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5644
[[35mlola[0m][I] fired transitions : 14718
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 HirschbergSinclair-PT-05-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 1/359 1/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 194223 m, 38844 m/sec, 650179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 6/359 5/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 994400 m, 160035 m/sec, 3795498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 11/359 8/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 1710746 m, 143269 m/sec, 7005166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 16/359 11/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 2416272 m, 141105 m/sec, 10030112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 21/359 14/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 3098702 m, 136486 m/sec, 13141568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 26/359 17/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 3730469 m, 126353 m/sec, 16208100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 31/359 19/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 4327107 m, 119327 m/sec, 19236014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 36/359 21/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 4771725 m, 88923 m/sec, 22514529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 41/359 22/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 4876959 m, 21046 m/sec, 26267672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 46/359 22/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 4974521 m, 19512 m/sec, 30012393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 51/359 23/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 5089886 m, 23073 m/sec, 33696268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 56/359 23/2000 HirschbergSinclair-PT-05-CTLFireability-2023-13 5183924 m, 18807 m/sec, 37337225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5285902
[[35mlola[0m][I] fired transitions : 40956661
[[35mlola[0m][I] time used : 61
[[35mlola[0m][I] memory pages used : 23
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 HirschbergSinclair-PT-05-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 392 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 0/392 1/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 9704 m, 1940 m/sec, 54205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/392 2/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 438755 m, 85810 m/sec, 3637933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/392 4/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 806073 m, 73463 m/sec, 7097388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/392 6/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 1197365 m, 78258 m/sec, 10761456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/392 7/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 1562327 m, 72992 m/sec, 14332377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/392 9/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 1904926 m, 68519 m/sec, 17823655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/392 10/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 2260610 m, 71136 m/sec, 21339806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/392 12/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 2626751 m, 73228 m/sec, 24867861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/392 14/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 2981017 m, 70853 m/sec, 28332669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/392 15/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 3323245 m, 68445 m/sec, 31735202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/392 16/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 3644986 m, 64348 m/sec, 35115931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/392 18/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 3971924 m, 65387 m/sec, 38556643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/392 19/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 4298870 m, 65389 m/sec, 41958122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/392 21/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 4612091 m, 62644 m/sec, 45275294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/392 22/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 4907207 m, 59023 m/sec, 48562747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/392 23/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 5186744 m, 55907 m/sec, 51798198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/392 24/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 5496345 m, 61920 m/sec, 55112316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/392 26/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 5799910 m, 60713 m/sec, 58418375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/392 27/2000 HirschbergSinclair-PT-05-CTLFireability-2023-12 6080220 m, 56062 m/sec, 61699043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6158095
[[35mlola[0m][I] fired transitions : 62547422
[[35mlola[0m][I] time used : 91
[[35mlola[0m][I] memory pages used : 27
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 HirschbergSinclair-PT-05-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 4/430 3/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 589563 m, 117912 m/sec, 2509398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 9/430 6/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 1301086 m, 142304 m/sec, 5890305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 14/430 9/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 1968952 m, 133573 m/sec, 9186187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 19/430 12/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 2643980 m, 135005 m/sec, 12471192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 24/430 15/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 3293540 m, 129912 m/sec, 15682050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 29/430 17/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 3868403 m, 114972 m/sec, 18742625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 34/430 20/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 4477066 m, 121732 m/sec, 21921850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 39/430 22/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 5019455 m, 108477 m/sec, 24859873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 44/430 25/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 5575630 m, 111235 m/sec, 27910816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 49/430 27/2000 HirschbergSinclair-PT-05-CTLFireability-2024-11 6121281 m, 109130 m/sec, 31006057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6155403
[[35mlola[0m][I] fired transitions : 31191189
[[35mlola[0m][I] time used : 49
[[35mlola[0m][I] memory pages used : 27
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 HirschbergSinclair-PT-05-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 484 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/484 4/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 765043 m, 153008 m/sec, 3341298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/484 7/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 1515612 m, 150113 m/sec, 6918152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/484 10/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 2209825 m, 138842 m/sec, 10379843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/484 13/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 2923198 m, 142674 m/sec, 13844150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/484 16/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 3586098 m, 132580 m/sec, 17195548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/484 19/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 4230289 m, 128838 m/sec, 20559266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/484 21/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 4826725 m, 119287 m/sec, 23781173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/484 24/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 5394155 m, 113486 m/sec, 26955977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/484 26/2000 HirschbergSinclair-PT-05-CTLFireability-2024-10 5981494 m, 117467 m/sec, 30181733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6158095
[[35mlola[0m][I] fired transitions : 31202923
[[35mlola[0m][I] time used : 46
[[35mlola[0m][I] memory pages used : 27
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 HirschbergSinclair-PT-05-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 558 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 4/558 3/2000 HirschbergSinclair-PT-05-CTLFireability-2024-06 581815 m, 116363 m/sec, 2465864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 9/558 6/2000 HirschbergSinclair-PT-05-CTLFireability-2024-06 1356638 m, 154964 m/sec, 6130487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 14/558 9/2000 HirschbergSinclair-PT-05-CTLFireability-2024-06 2076415 m, 143955 m/sec, 9652349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2611039
[[35mlola[0m][I] fired transitions : 12437014
[[35mlola[0m][I] time used : 18
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 666 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 1/666 1/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 143047 m, 28609 m/sec, 537595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 6/666 4/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 884476 m, 148285 m/sec, 3819812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 11/666 7/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 1533758 m, 129856 m/sec, 6879846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 16/666 10/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 2236419 m, 140532 m/sec, 10281175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 21/666 13/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 2908697 m, 134455 m/sec, 13556605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 26/666 16/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 3573351 m, 132930 m/sec, 16898024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 31/666 19/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 4148768 m, 115083 m/sec, 20061063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 36/666 21/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 4721980 m, 114642 m/sec, 23054580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 41/666 23/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 5265616 m, 108727 m/sec, 26113775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 46/666 26/2000 HirschbergSinclair-PT-05-CTLFireability-2024-04 5878895 m, 122655 m/sec, 29344332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6149536
[[35mlola[0m][I] fired transitions : 31070350
[[35mlola[0m][I] time used : 48
[[35mlola[0m][I] memory pages used : 27
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-05-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 820 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 3/820 2/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 393046 m, 78609 m/sec, 1580069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 8/820 6/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 1219003 m, 165191 m/sec, 5217374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 13/820 9/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 1946561 m, 145511 m/sec, 8685550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 18/820 12/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 2613687 m, 133425 m/sec, 12067626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 23/820 13/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 2956633 m, 68589 m/sec, 15462154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 28/820 14/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 3218088 m, 52291 m/sec, 18759296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 33/820 16/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 3473306 m, 51043 m/sec, 22051528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 38/820 17/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 3717110 m, 48760 m/sec, 25270385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 43/820 18/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 3973889 m, 51355 m/sec, 28501983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 48/820 19/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 4211744 m, 47571 m/sec, 31786691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 53/820 20/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 4474693 m, 52589 m/sec, 35004029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 58/820 21/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 4711270 m, 47315 m/sec, 38206915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 63/820 22/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 4909581 m, 39662 m/sec, 41434176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 68/820 23/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 5154539 m, 48991 m/sec, 44596724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 73/820 24/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 5386429 m, 46378 m/sec, 47734194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 78/820 25/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 5609893 m, 44692 m/sec, 50833163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 83/820 26/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 5833230 m, 44667 m/sec, 53946349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2024-07: AG false findpath[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHirschbergSinclair-PT-05-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHirschbergSinclair-PT-05-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HirschbergSinclair-PT-05-CTLFireability-2024-08: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 88/820 27/2000 HirschbergSinclair-PT-05-CTLFireability-2024-03 6061959 m, 45745 m/sec, 57086279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6158095
[[35mlola[0m][I] fired transitions : 58879554
[[35mlola[0m][I] time used : 90
[[35mlola[0m][I] memory pages used : 27
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 24 HirschbergSinclair-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 1064 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 HirschbergSinclair-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 1596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16416
[[35mlola[0m][I] fired transitions : 56124
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-05-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 3192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 210816
[[35mlola[0m][I] fired transitions : 1791392
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588200058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-05.tgz
mv HirschbergSinclair-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;