About the Execution of LoLA for HexagonalGrid-PT-316
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10108.020 | 2101640.00 | 2134646.00 | 5275.90 | TFFFTT?TFTT??FTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588100026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HexagonalGrid-PT-316, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588100026
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 02:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Apr 13 02:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 02:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 106K Apr 13 02:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rwxr-xr-x 1 mcc users 294K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-00
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-01
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-02
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-03
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-04
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-05
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-06
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-07
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-08
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-09
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-10
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2024-11
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2023-12
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2023-13
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2023-14
FORMULA_NAME HexagonalGrid-PT-316-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717052555872
FORMULA HexagonalGrid-PT-316-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m] [1m[33mHexagonalGrid-PT-316-CTLFireability-2024-06: AFAG unknown AGGR[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[33mHexagonalGrid-PT-316-CTLFireability-2024-11: CTL unknown AGGR[0m
[[35mlola[0m] [1m[33mHexagonalGrid-PT-316-CTLFireability-2023-12: CTL unknown AGGR[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 2101 secs. Pages in use: 532
BK_STOP 1717054657512
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 HexagonalGrid-PT-316-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 3 HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 3 HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 13 HexagonalGrid-PT-316-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for HexagonalGrid-PT-316-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 4/211 4/2000 HexagonalGrid-PT-316-CTLFireability-2023-14 745544 m, 149108 m/sec, 967089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1090982
[[35mlola[0m][I] fired transitions : 1384918
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 HexagonalGrid-PT-316-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 HexagonalGrid-PT-316-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 3/239 4/2000 HexagonalGrid-PT-316-CTLFireability-2023-13 638423 m, 127684 m/sec, 875039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 8/239 9/2000 HexagonalGrid-PT-316-CTLFireability-2023-13 1634864 m, 199288 m/sec, 2246831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 13/239 14/2000 HexagonalGrid-PT-316-CTLFireability-2023-13 2614557 m, 195938 m/sec, 3562139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2752581
[[35mlola[0m][I] fired transitions : 3732815
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 14
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 HexagonalGrid-PT-316-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 4/255 2/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 290009 m, 58001 m/sec, 1532801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 9/255 4/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 613260 m, 64650 m/sec, 3262125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 14/255 5/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 939639 m, 65275 m/sec, 5073862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 19/255 7/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 1308058 m, 73683 m/sec, 6895143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 24/255 9/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 1635241 m, 65436 m/sec, 8700510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 29/255 10/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 1922632 m, 57478 m/sec, 10462106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 34/255 11/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 2147261 m, 44925 m/sec, 12273251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 39/255 12/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 2352752 m, 41098 m/sec, 14036237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 44/255 13/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 2524877 m, 34425 m/sec, 15773637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 49/255 13/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 2684802 m, 31985 m/sec, 17547702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 54/255 14/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 2904078 m, 43855 m/sec, 19285515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 59/255 15/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 3058871 m, 30958 m/sec, 20973764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 64/255 16/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 3232629 m, 34751 m/sec, 22623223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 69/255 17/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 3531619 m, 59798 m/sec, 24394676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 74/255 19/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 3890638 m, 71803 m/sec, 26167533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 79/255 21/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 4239104 m, 69693 m/sec, 27964799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 84/255 22/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 4539525 m, 60084 m/sec, 29728871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 89/255 24/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 4853402 m, 62775 m/sec, 31479909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 94/255 25/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 5165953 m, 62510 m/sec, 33267977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 99/255 26/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 5406763 m, 48162 m/sec, 34973224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 104/255 28/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 5723843 m, 63416 m/sec, 36706995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 109/255 29/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 6038329 m, 62897 m/sec, 38305654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 114/255 30/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 6306595 m, 53653 m/sec, 39909384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 119/255 32/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 6586554 m, 55991 m/sec, 41568138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 124/255 33/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 6865487 m, 55786 m/sec, 43166259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 129/255 34/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 7160332 m, 58969 m/sec, 44858668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 134/255 36/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 7460861 m, 60105 m/sec, 46593892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 139/255 37/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 7765812 m, 60990 m/sec, 48309718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 144/255 38/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 8024823 m, 51802 m/sec, 50004273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 149/255 40/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 8320576 m, 59150 m/sec, 51645456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 154/255 41/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 8605712 m, 57027 m/sec, 53245649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 159/255 42/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 8851191 m, 49095 m/sec, 54933960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 164/255 43/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 9142002 m, 58162 m/sec, 56640502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 169/255 45/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 9418147 m, 55229 m/sec, 58338793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 174/255 46/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 9666440 m, 49658 m/sec, 59999779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 179/255 47/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 9986772 m, 64066 m/sec, 61582236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 184/255 48/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 10174010 m, 37447 m/sec, 63164545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 189/255 49/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 10431615 m, 51521 m/sec, 64735604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 194/255 50/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 10633725 m, 40422 m/sec, 66328960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 199/255 51/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 10816250 m, 36505 m/sec, 67879376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 204/255 52/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 11080164 m, 52782 m/sec, 69392218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 209/255 53/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 11275821 m, 39131 m/sec, 70954544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 214/255 54/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 11475685 m, 39972 m/sec, 72511555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 219/255 55/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 11742995 m, 53462 m/sec, 74083665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 224/255 57/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 12029027 m, 57206 m/sec, 75778685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 229/255 58/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 12336283 m, 61451 m/sec, 77458552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 234/255 59/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 12631138 m, 58971 m/sec, 79113720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 239/255 61/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 12975067 m, 68785 m/sec, 80864586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 244/255 63/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 13305701 m, 66126 m/sec, 82585707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 249/255 64/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 13559036 m, 50667 m/sec, 84271977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 254/255 65/2000 HexagonalGrid-PT-316-CTLFireability-2023-12 13765817 m, 41356 m/sec, 86006933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 HexagonalGrid-PT-316-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 HexagonalGrid-PT-316-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 3320 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/255 5/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 672687 m, 134537 m/sec, 1313196 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 5/3320 2/5 HexagonalGrid-PT-316-CTLFireability-2023-12 351174 m, -2682928 m/sec, 1856148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/255 6/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 860725 m, 37607 m/sec, 2585589 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 10/237 4/5 HexagonalGrid-PT-316-CTLFireability-2023-12 697788 m, 69322 m/sec, 3660961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/255 7/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1049585 m, 37772 m/sec, 3871973 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 15/237 5/5 HexagonalGrid-PT-316-CTLFireability-2023-12 1010506 m, 62543 m/sec, 5448649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 20/255 8/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1246731 m, 39429 m/sec, 5116898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 25/255 10/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1477816 m, 46217 m/sec, 6298827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 30/255 11/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1664145 m, 37265 m/sec, 7504324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 35/255 11/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1782624 m, 23695 m/sec, 8689161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 40/255 12/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1851465 m, 13768 m/sec, 9722137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 45/255 12/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 1915612 m, 12829 m/sec, 10713078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 50/255 13/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 2040769 m, 25031 m/sec, 11826954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 55/255 14/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 2227188 m, 37283 m/sec, 13086510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 60/255 15/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 2409273 m, 36417 m/sec, 14324831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 65/255 16/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 2621624 m, 42470 m/sec, 15521096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 70/255 18/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 2831870 m, 42049 m/sec, 16668937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 75/255 19/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3000654 m, 33756 m/sec, 17844370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 80/255 19/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3097451 m, 19359 m/sec, 18960465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 85/255 20/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3163050 m, 13119 m/sec, 19949161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 90/255 20/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3225500 m, 12490 m/sec, 20916456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 95/255 21/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3353298 m, 25559 m/sec, 22067383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 100/255 22/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3522761 m, 33892 m/sec, 23372827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 105/255 23/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3683938 m, 32235 m/sec, 24652140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 110/255 24/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 3854537 m, 34119 m/sec, 25876589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 115/255 25/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4009592 m, 31011 m/sec, 27069927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 120/255 25/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4141136 m, 26308 m/sec, 28258718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 125/255 26/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4241205 m, 20013 m/sec, 29293287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 130/255 26/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4329222 m, 17603 m/sec, 30259859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 135/255 27/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4416786 m, 17512 m/sec, 31211824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 140/255 28/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4561574 m, 28957 m/sec, 32305242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 145/255 29/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4739879 m, 35661 m/sec, 33543134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 150/255 30/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 4915370 m, 35098 m/sec, 34760919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 155/255 31/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5134141 m, 43754 m/sec, 35893459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 160/255 32/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5329037 m, 38979 m/sec, 37010567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 165/255 33/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5485440 m, 31280 m/sec, 38159307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 170/255 34/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5568917 m, 16695 m/sec, 39215874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 175/255 34/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5632151 m, 12646 m/sec, 40172658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 180/255 34/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5692629 m, 12095 m/sec, 41110744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 185/255 35/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5813817 m, 24237 m/sec, 42172179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 190/255 36/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 5965781 m, 30392 m/sec, 43332589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 195/255 37/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6112289 m, 29301 m/sec, 44488941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 200/255 38/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6294800 m, 36502 m/sec, 45559239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 205/255 39/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6466048 m, 34249 m/sec, 46593555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 210/255 40/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6610585 m, 28907 m/sec, 47664941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 215/255 40/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6706529 m, 19188 m/sec, 48730365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 220/255 41/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6767492 m, 12192 m/sec, 49673377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 225/255 41/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6825302 m, 11562 m/sec, 50581497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 230/255 41/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 6885345 m, 12008 m/sec, 51512625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 235/255 42/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 7058414 m, 34613 m/sec, 52654579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 240/255 43/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 7226383 m, 33593 m/sec, 53804159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 245/255 44/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 7403778 m, 35479 m/sec, 54909746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 250/255 45/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 7604249 m, 40094 m/sec, 55928636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 255/255 46/2000 HexagonalGrid-PT-316-CTLFireability-2024-11 7772267 m, 33603 m/sec, 56966040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 HexagonalGrid-PT-316-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 HexagonalGrid-PT-316-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3060 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/255 4/2000 HexagonalGrid-PT-316-CTLFireability-2024-09 700152 m, 140030 m/sec, 1646598 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 4/3060 5/5 HexagonalGrid-PT-316-CTLFireability-2024-11 665988 m, -1421255 m/sec, 1280485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 770642
[[35mlola[0m][I] fired transitions : 1812618
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 HexagonalGrid-PT-316-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 454474
[[35mlola[0m][I] fired transitions : 570603
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 HexagonalGrid-PT-316-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 601
[[35mlola[0m][I] fired transitions : 715
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 HexagonalGrid-PT-316-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 338 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1020
[[35mlola[0m][I] fired transitions : 2040
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 HexagonalGrid-PT-316-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 380 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1331
[[35mlola[0m][I] fired transitions : 1334
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 HexagonalGrid-PT-316-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 435 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 2/435 3/2000 HexagonalGrid-PT-316-CTLFireability-2024-02 512292 m, 102458 m/sec, 694715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 7/435 10/2000 HexagonalGrid-PT-316-CTLFireability-2024-02 1641920 m, 225925 m/sec, 2084752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1742158
[[35mlola[0m][I] fired transitions : 2188931
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 HexagonalGrid-PT-316-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 506 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1079
[[35mlola[0m][I] fired transitions : 1081
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 HexagonalGrid-PT-316-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 607 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 350789
[[35mlola[0m][I] fired transitions : 706444
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 3 HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 759 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 AGEF EXCL 1/759 1/2000 HexagonalGrid-PT-316-CTLFireability-2024-01 132968 m, 26593 m/sec, 159520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161633
[[35mlola[0m][I] fired transitions : 193672
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 13 HexagonalGrid-PT-316-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 1011 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for HexagonalGrid-PT-316-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 999
[[35mlola[0m][I] fired transitions : 999
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 HexagonalGrid-PT-316-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 1517 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 4/1517 3/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 384473 m, 76894 m/sec, 1249997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 9/1517 5/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 721370 m, 67379 m/sec, 2796632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 14/1517 7/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 1104360 m, 76598 m/sec, 4300238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 19/1517 9/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 1446829 m, 68493 m/sec, 5677039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 24/1517 11/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 1856061 m, 81846 m/sec, 7056245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 29/1517 13/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 2177221 m, 64232 m/sec, 8443920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 34/1517 15/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 2491906 m, 62937 m/sec, 9837554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 39/1517 17/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 2856761 m, 72971 m/sec, 11309744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 44/1517 19/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 3203206 m, 69289 m/sec, 12714676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 49/1517 21/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 3565568 m, 72472 m/sec, 14059447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 54/1517 23/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 3931759 m, 73238 m/sec, 15477399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 59/1517 25/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 4206031 m, 54854 m/sec, 16931684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 64/1517 27/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 4518339 m, 62461 m/sec, 18322482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 69/1517 29/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 4868708 m, 70073 m/sec, 19749142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 74/1517 31/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 5225240 m, 71306 m/sec, 21175585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 79/1517 33/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 5526440 m, 60240 m/sec, 22597046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 84/1517 34/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 5811668 m, 57045 m/sec, 23814534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 89/1517 35/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 5958988 m, 29464 m/sec, 25085326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 94/1517 36/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 6086704 m, 25543 m/sec, 26404708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 99/1517 38/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 6428018 m, 68262 m/sec, 27816397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 104/1517 40/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 6780938 m, 70584 m/sec, 29211363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 109/1517 42/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 7109048 m, 65622 m/sec, 30491007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 114/1517 43/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 7310039 m, 40198 m/sec, 31718141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 119/1517 44/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 7533958 m, 44783 m/sec, 33053632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 124/1517 46/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 7817753 m, 56759 m/sec, 34265210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 129/1517 47/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 8029310 m, 42311 m/sec, 35508500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 134/1517 47/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 8062870 m, 6712 m/sec, 36747491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 139/1517 49/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 8341808 m, 55787 m/sec, 38004093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 145/1517 50/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 8572844 m, 46207 m/sec, 39179970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 150/1517 52/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 8905081 m, 66447 m/sec, 40552427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 155/1517 54/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 9230427 m, 65069 m/sec, 41750438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 160/1517 55/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 9458238 m, 45562 m/sec, 42832065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 165/1517 57/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 9704170 m, 49186 m/sec, 43982606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 170/1517 59/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 10021069 m, 63379 m/sec, 45277447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 175/1517 60/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 10276257 m, 51037 m/sec, 46604863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 180/1517 62/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 10548065 m, 54361 m/sec, 47781889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 185/1517 63/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 10713569 m, 33100 m/sec, 48979315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 190/1517 63/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 10740424 m, 5371 m/sec, 50213843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 195/1517 65/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 11096310 m, 71177 m/sec, 51416409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 200/1517 66/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 11460918 m, 72921 m/sec, 52521301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 205/1517 69/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 11881969 m, 84210 m/sec, 53494341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 210/1517 71/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 12305974 m, 84801 m/sec, 54456544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 215/1517 73/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 12727433 m, 84291 m/sec, 55419334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 220/1517 75/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 13145457 m, 83604 m/sec, 56384055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 225/1517 78/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 13560248 m, 82958 m/sec, 57356500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 230/1517 80/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 13978778 m, 83706 m/sec, 58335425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 235/1517 82/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 14396610 m, 83566 m/sec, 59322080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 240/1517 85/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 14813603 m, 83398 m/sec, 60340502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 245/1517 87/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 15240676 m, 85414 m/sec, 61369880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 250/1517 90/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 15680330 m, 87930 m/sec, 62485712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 255/1517 91/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 15938171 m, 51568 m/sec, 63649248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 260/1517 93/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16114188 m, 35203 m/sec, 64721509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 265/1517 93/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16270222 m, 31206 m/sec, 65759018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 270/1517 94/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16412473 m, 28450 m/sec, 66754896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 275/1517 95/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16543440 m, 26193 m/sec, 67736517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 280/1517 96/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16666127 m, 24537 m/sec, 68715760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 285/1517 96/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16784770 m, 23728 m/sec, 69691944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 290/1517 97/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16895141 m, 22074 m/sec, 70657871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 295/1517 97/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 16999381 m, 20848 m/sec, 71611047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 300/1517 98/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17102699 m, 20663 m/sec, 72567970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 305/1517 98/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17199906 m, 19441 m/sec, 73521331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 310/1517 99/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17290321 m, 18083 m/sec, 74474418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 315/1517 99/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17376847 m, 17305 m/sec, 75425614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 320/1517 100/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17459638 m, 16558 m/sec, 76379529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 325/1517 100/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17537447 m, 15561 m/sec, 77335462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 330/1517 101/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17607150 m, 13940 m/sec, 78304775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 335/1517 101/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 17721172 m, 22804 m/sec, 79346192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 340/1517 103/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 18086073 m, 72980 m/sec, 80775847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 345/1517 105/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 18443647 m, 71514 m/sec, 82171429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 350/1517 107/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 18825959 m, 76462 m/sec, 83618872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 355/1517 109/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 19198508 m, 74509 m/sec, 85047310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 360/1517 111/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 19559618 m, 72222 m/sec, 86427099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 365/1517 113/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 19910944 m, 70265 m/sec, 87879347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 370/1517 116/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 20264364 m, 70684 m/sec, 89380009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 375/1517 118/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 20630143 m, 73155 m/sec, 90906421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 380/1517 120/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 21017406 m, 77452 m/sec, 92430923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 385/1517 122/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 21368981 m, 70315 m/sec, 93899856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 390/1517 124/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 21698142 m, 65832 m/sec, 95286208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 395/1517 126/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 22024165 m, 65204 m/sec, 96560564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 400/1517 127/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 22220894 m, 39345 m/sec, 97928965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 405/1517 128/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 22521430 m, 60107 m/sec, 99293730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 410/1517 129/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 22676744 m, 31062 m/sec, 100630945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 415/1517 131/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 22932030 m, 51057 m/sec, 101989442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 420/1517 133/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 23255120 m, 64618 m/sec, 103322754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 425/1517 135/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 23614611 m, 71898 m/sec, 104732463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 430/1517 137/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 23930361 m, 63150 m/sec, 106182090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 435/1517 139/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 24282973 m, 70522 m/sec, 107583829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 440/1517 140/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 24572452 m, 57895 m/sec, 108741424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 445/1517 142/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 24819169 m, 49343 m/sec, 110012687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 450/1517 144/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 25139462 m, 64058 m/sec, 111411658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 455/1517 145/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 25432422 m, 58592 m/sec, 112699542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 460/1517 146/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 25579937 m, 29503 m/sec, 114009304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 465/1517 147/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 25777609 m, 39534 m/sec, 115333622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 470/1517 149/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 26046526 m, 53783 m/sec, 116567831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 475/1517 149/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 26115575 m, 13809 m/sec, 117852208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 480/1517 151/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 26445804 m, 66045 m/sec, 119254017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 485/1517 153/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 26729720 m, 56783 m/sec, 120470472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 490/1517 153/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 26805689 m, 15193 m/sec, 121755082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 495/1517 155/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 27190973 m, 77056 m/sec, 122903438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 500/1517 157/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 27619109 m, 85627 m/sec, 123932652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 505/1517 160/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 28059812 m, 88140 m/sec, 124910010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 510/1517 162/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 28492670 m, 86571 m/sec, 125891642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 515/1517 164/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 28926168 m, 86699 m/sec, 126878048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 520/1517 167/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 29362340 m, 87234 m/sec, 127910348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 525/1517 169/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 29787659 m, 85063 m/sec, 129077131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 530/1517 171/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 29981862 m, 38840 m/sec, 130196195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 535/1517 172/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30147816 m, 33190 m/sec, 131227047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 540/1517 172/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30290692 m, 28575 m/sec, 132224832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 545/1517 173/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30423837 m, 26629 m/sec, 133211559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 550/1517 174/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30543388 m, 23910 m/sec, 134188045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 555/1517 174/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30656266 m, 22575 m/sec, 135157269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 560/1517 175/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30761636 m, 21074 m/sec, 136117980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 565/1517 175/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30855239 m, 18720 m/sec, 137083948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 570/1517 176/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 30938833 m, 16718 m/sec, 138062820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 575/1517 177/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 31177223 m, 47678 m/sec, 139253607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 580/1517 179/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 31460935 m, 56742 m/sec, 140401592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 585/1517 181/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 31842544 m, 76321 m/sec, 141601193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 590/1517 182/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 32062701 m, 44031 m/sec, 142780883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 595/1517 184/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 32378246 m, 63109 m/sec, 143889206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 600/1517 186/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 32719411 m, 68233 m/sec, 145184391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 605/1517 187/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 32966404 m, 49398 m/sec, 146482337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 610/1517 189/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 33268188 m, 60356 m/sec, 147608480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 615/1517 191/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 33621975 m, 70757 m/sec, 148925797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 620/1517 192/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 33864073 m, 48419 m/sec, 150287297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 625/1517 194/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 34141668 m, 55519 m/sec, 151491673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 630/1517 196/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 34520297 m, 75725 m/sec, 152805568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 635/1517 198/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 34880605 m, 72061 m/sec, 154121375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 640/1517 200/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 35105494 m, 44977 m/sec, 155441427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 645/1517 201/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 35377095 m, 54320 m/sec, 156671918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 650/1517 202/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 35624435 m, 49468 m/sec, 157815961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 655/1517 203/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 35706136 m, 16340 m/sec, 159020596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 660/1517 204/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 35933249 m, 45422 m/sec, 160275151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 665/1517 206/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 36227494 m, 58849 m/sec, 161590081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 670/1517 208/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 36534800 m, 61461 m/sec, 162887922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 675/1517 209/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 36838756 m, 60791 m/sec, 164096361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 680/1517 211/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 37061633 m, 44575 m/sec, 165197195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 685/1517 212/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 37226116 m, 32896 m/sec, 166387879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 690/1517 213/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 37559610 m, 66698 m/sec, 167472928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 695/1517 214/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 37734876 m, 35053 m/sec, 168626556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 700/1517 216/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 37999839 m, 52992 m/sec, 169817419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 705/1517 217/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 38237769 m, 47586 m/sec, 170934152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 710/1517 218/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 38336345 m, 19715 m/sec, 172100514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 715/1517 218/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 38414002 m, 15531 m/sec, 173255690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 720/1517 220/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 38769028 m, 71005 m/sec, 174488316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 725/1517 222/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 39052744 m, 56743 m/sec, 175776584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 730/1517 223/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 39334928 m, 56436 m/sec, 176804926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 735/1517 224/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 39499658 m, 32946 m/sec, 177789834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 740/1517 226/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 39757157 m, 51499 m/sec, 178857066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 745/1517 227/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 40045398 m, 57648 m/sec, 180018716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 750/1517 229/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 40275202 m, 45960 m/sec, 181279000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 755/1517 230/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 40534617 m, 51883 m/sec, 182372102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 760/1517 231/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 40733593 m, 39795 m/sec, 183522935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 765/1517 231/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 40767403 m, 6762 m/sec, 184677494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 770/1517 233/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 41000956 m, 46710 m/sec, 185799529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 775/1517 234/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 41315345 m, 62877 m/sec, 186910262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 780/1517 236/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 41700244 m, 76979 m/sec, 187821017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 785/1517 238/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 42087616 m, 77474 m/sec, 188694830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 790/1517 240/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 42470904 m, 76657 m/sec, 189564626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 795/1517 242/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 42851433 m, 76105 m/sec, 190434660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 800/1517 244/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 43229763 m, 75666 m/sec, 191311939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 805/1517 246/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 43604314 m, 74910 m/sec, 192191382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 810/1517 248/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 43984740 m, 76085 m/sec, 193078626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 815/1517 250/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 44364808 m, 76013 m/sec, 193973829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 820/1517 252/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 44739839 m, 75006 m/sec, 194893453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 825/1517 255/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 45125547 m, 77141 m/sec, 195819425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 830/1517 257/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 45521239 m, 79138 m/sec, 196784573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 835/1517 259/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 45865587 m, 68869 m/sec, 197875206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 840/1517 260/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46046640 m, 36210 m/sec, 198909107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 845/1517 261/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46196234 m, 29918 m/sec, 199893870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 850/1517 262/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46341627 m, 29078 m/sec, 200846906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 855/1517 263/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46473985 m, 26471 m/sec, 201775242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 860/1517 263/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46590938 m, 23390 m/sec, 202702851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 865/1517 264/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46704473 m, 22707 m/sec, 203618594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 870/1517 264/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46816934 m, 22492 m/sec, 204533409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-01: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-02: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-06: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 875/1517 265/2000 HexagonalGrid-PT-316-CTLFireability-2024-06 46922003 m, 21013 m/sec, 205441007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLFireability-2024-00: CTL true CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HexagonalGrid-PT-316"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HexagonalGrid-PT-316, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588100026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HexagonalGrid-PT-316.tgz
mv HexagonalGrid-PT-316 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;