About the Execution of LoLA for HexagonalGrid-PT-316
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2813.403 | 3600000.00 | 502711.00 | 9310.00 | TF????F????FTF?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r203-smll-171649588100025.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is HexagonalGrid-PT-316, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r203-smll-171649588100025
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 02:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Apr 13 02:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 02:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 106K Apr 13 02:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rwxr-xr-x 1 mcc users 294K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-00
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-01
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-02
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-03
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-04
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-05
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-06
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-07
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-08
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-09
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-10
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2024-11
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2023-12
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2023-13
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2023-14
FORMULA_NAME HexagonalGrid-PT-316-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717050682277
FORMULA HexagonalGrid-PT-316-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-316-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 HexagonalGrid-PT-316-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for HexagonalGrid-PT-316-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 HexagonalGrid-PT-316-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 12 HexagonalGrid-PT-316-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for HexagonalGrid-PT-316-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for HexagonalGrid-PT-316-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 HexagonalGrid-PT-316-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 HexagonalGrid-PT-316-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for HexagonalGrid-PT-316-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for HexagonalGrid-PT-316-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 HexagonalGrid-PT-316-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 27 HexagonalGrid-PT-316-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 42 HexagonalGrid-PT-316-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 913
[[35mlola[0m][I] fired transitions : 915
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 HexagonalGrid-PT-316-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 21 HexagonalGrid-PT-316-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 823
[[35mlola[0m][I] fired transitions : 1646
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 HexagonalGrid-PT-316-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1331
[[35mlola[0m][I] fired transitions : 3947
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 HexagonalGrid-PT-316-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for HexagonalGrid-PT-316-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for HexagonalGrid-PT-316-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for HexagonalGrid-PT-316-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 275046
[[35mlola[0m][I] fired transitions : 288060
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 HexagonalGrid-PT-316-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 3/449 2/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 210131 m, 42026 m/sec, 487334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 8/449 3/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 349478 m, 27869 m/sec, 1635930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 13/449 4/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 491078 m, 28320 m/sec, 2771212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 18/449 5/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 676757 m, 37135 m/sec, 3654310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 23/449 5/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 813266 m, 27301 m/sec, 4552741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 28/449 6/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 917889 m, 20924 m/sec, 5489008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 33/449 6/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 953050 m, 7032 m/sec, 6601504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 38/449 6/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 955871 m, 564 m/sec, 7774046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 43/449 7/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1051089 m, 19043 m/sec, 8916545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 48/449 8/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1193487 m, 28479 m/sec, 10059232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 53/449 9/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1363888 m, 34080 m/sec, 11055986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 58/449 10/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1515471 m, 30316 m/sec, 11929544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 63/449 10/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1636144 m, 24134 m/sec, 12827273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 68/449 11/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1716431 m, 16057 m/sec, 13782039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 73/449 11/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1726477 m, 2009 m/sec, 14942099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 78/449 11/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1740270 m, 2758 m/sec, 16074530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 83/449 12/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1865547 m, 25055 m/sec, 17128459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 88/449 12/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 1994817 m, 25854 m/sec, 18205713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 93/449 13/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2171663 m, 35369 m/sec, 19024143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 98/449 14/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2301741 m, 26015 m/sec, 19842591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 103/449 15/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2406088 m, 20869 m/sec, 20695914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 108/449 15/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2466512 m, 12084 m/sec, 21665460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 113/449 15/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2471218 m, 941 m/sec, 22781968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 118/449 15/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2497615 m, 5279 m/sec, 23864422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 123/449 16/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2611959 m, 22868 m/sec, 24933019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 128/449 16/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2726674 m, 22943 m/sec, 26005733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 133/449 17/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 2881712 m, 31007 m/sec, 26837713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 138/449 18/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3007894 m, 25236 m/sec, 27642985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 143/449 19/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3115167 m, 21454 m/sec, 28474719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 148/449 19/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3195308 m, 16028 m/sec, 29369878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 153/449 19/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3213395 m, 3617 m/sec, 30443988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 158/449 19/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3216081 m, 537 m/sec, 31512131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 163/449 20/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3284049 m, 13593 m/sec, 32577197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 168/449 20/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3410665 m, 25323 m/sec, 33640306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 173/449 21/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3580578 m, 33982 m/sec, 34527041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 178/449 22/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3709097 m, 25703 m/sec, 35359634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 183/449 22/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3797229 m, 17626 m/sec, 36261440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 188/449 22/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3811580 m, 2870 m/sec, 37353010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 193/449 23/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3861502 m, 9984 m/sec, 38456193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 198/449 24/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 3999989 m, 27697 m/sec, 39579094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 203/449 25/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4171027 m, 34207 m/sec, 40546078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 208/449 25/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4319375 m, 29669 m/sec, 41405996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 213/449 26/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4437957 m, 23716 m/sec, 42289706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 218/449 27/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4517716 m, 15951 m/sec, 43230967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 223/449 27/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4528342 m, 2125 m/sec, 44374851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 228/449 27/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4534825 m, 1296 m/sec, 45500179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 233/449 27/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4640410 m, 21117 m/sec, 46507448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 238/449 28/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4748957 m, 21709 m/sec, 47527028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 243/449 29/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 4904326 m, 31073 m/sec, 48301646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 248/449 29/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5021690 m, 23472 m/sec, 49078484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 253/449 30/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5105832 m, 16828 m/sec, 49917038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 258/449 30/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5123943 m, 3622 m/sec, 50914935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 263/449 30/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5125590 m, 329 m/sec, 51924884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 268/449 31/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5239170 m, 22716 m/sec, 53044820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 273/449 32/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5405134 m, 33192 m/sec, 54095902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 278/449 32/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5567627 m, 32498 m/sec, 54971186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 283/449 33/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5693518 m, 25178 m/sec, 55865248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 288/449 34/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5785374 m, 18371 m/sec, 56802432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 293/449 34/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5804961 m, 3917 m/sec, 57929960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 298/449 34/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5806990 m, 405 m/sec, 59073324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 303/449 34/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 5904776 m, 19557 m/sec, 60127581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 308/449 35/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6017472 m, 22539 m/sec, 61147581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 313/449 36/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6176256 m, 31756 m/sec, 61910841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 318/449 37/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6300010 m, 24750 m/sec, 62684445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 323/449 37/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6403036 m, 20605 m/sec, 63486841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 328/449 38/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6474578 m, 14308 m/sec, 64356430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 333/449 38/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6485780 m, 2240 m/sec, 65392049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 338/449 38/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6487835 m, 411 m/sec, 66394545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 343/449 38/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6547443 m, 11921 m/sec, 67472770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 348/449 39/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6695461 m, 29603 m/sec, 68593946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 353/449 40/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 6873488 m, 35605 m/sec, 69476507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 358/449 41/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7008220 m, 26946 m/sec, 70374693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 363/449 41/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7110741 m, 20504 m/sec, 71315008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 368/449 41/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7141544 m, 6160 m/sec, 72431871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 373/449 42/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7144178 m, 526 m/sec, 73589841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 378/449 42/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7230004 m, 17165 m/sec, 74713822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 383/449 43/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7351927 m, 24384 m/sec, 75759287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 388/449 43/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7483924 m, 26399 m/sec, 76608241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 393/449 44/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7604113 m, 24037 m/sec, 77464625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 398/449 45/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7711140 m, 21405 m/sec, 78346132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 403/449 45/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7787685 m, 15309 m/sec, 79303013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 408/449 45/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7797457 m, 1954 m/sec, 80421067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 413/449 45/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7809925 m, 2493 m/sec, 81510151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 418/449 46/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 7941546 m, 26324 m/sec, 82593831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 423/449 47/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8119895 m, 35669 m/sec, 83477948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 428/449 48/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8255890 m, 27199 m/sec, 84331904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 433/449 49/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8365869 m, 21995 m/sec, 85216394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 438/449 49/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8426980 m, 12222 m/sec, 86199707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 443/449 49/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8431379 m, 879 m/sec, 87330864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 448/449 49/2000 HexagonalGrid-PT-316-CTLCardinality-2024-08 8464863 m, 6696 m/sec, 88435318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 HexagonalGrid-PT-316-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 HexagonalGrid-PT-316-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 3140 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/448 2/5 HexagonalGrid-PT-316-CTLCardinality-2024-08 275087 m, -1637955 m/sec, 1031559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/448 3/5 HexagonalGrid-PT-316-CTLCardinality-2024-08 419024 m, 28787 m/sec, 2184002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/448 4/5 HexagonalGrid-PT-316-CTLCardinality-2024-08 592617 m, 34718 m/sec, 3197508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/448 5/5 HexagonalGrid-PT-316-CTLCardinality-2024-08 747337 m, 30944 m/sec, 4092319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-07: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 HexagonalGrid-PT-316-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 519 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 115
[[35mlola[0m][I] fired transitions : 114
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 HexagonalGrid-PT-316-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 623 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1308
[[35mlola[0m][I] fired transitions : 3215
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 HexagonalGrid-PT-316-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 778 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9630
[[35mlola[0m][I] fired transitions : 19308
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 21 HexagonalGrid-PT-316-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 1038 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1085
[[35mlola[0m][I] fired transitions : 1084
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 27 HexagonalGrid-PT-316-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 1557 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1070
[[35mlola[0m][I] fired transitions : 1069
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 42 HexagonalGrid-PT-316-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 3114 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for HexagonalGrid-PT-316-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 805
[[35mlola[0m][I] fired transitions : 805
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-07: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mHexagonalGrid-PT-316-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-14: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mHexagonalGrid-PT-316-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] HexagonalGrid-PT-316-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HexagonalGrid-PT-316"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is HexagonalGrid-PT-316, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r203-smll-171649588100025"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HexagonalGrid-PT-316.tgz
mv HexagonalGrid-PT-316 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;