Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r201-smll-171649586500058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is HirschbergSinclair-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r201-smll-171649586500058
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.4K Apr 22 14:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Apr 22 14:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 03:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 13 03:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 03:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 13 03:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 157K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-00
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-01
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-02
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-03
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-04
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-05
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-06
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-07
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-08
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-09
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-10
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2024-11
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-12
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-13
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-14
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1716574276441

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-05
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-24 18:11:18] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-24 18:11:18] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-24 18:11:18] [INFO ] Load time of PNML (sax parser for PT used): 179 ms
[2024-05-24 18:11:18] [INFO ] Transformed 124 places.
[2024-05-24 18:11:18] [INFO ] Transformed 111 transitions.
[2024-05-24 18:11:18] [INFO ] Parsed PT model containing 124 places and 111 transitions and 340 arcs in 354 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Support contains 80 out of 124 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 111/111 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 119 transition count 111
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 6 place count 118 transition count 110
Iterating global reduction 1 with 1 rules applied. Total rules applied 7 place count 118 transition count 110
Applied a total of 7 rules in 52 ms. Remains 118 /124 variables (removed 6) and now considering 110/111 (removed 1) transitions.
// Phase 1: matrix 110 rows 118 cols
[2024-05-24 18:11:18] [INFO ] Computed 8 invariants in 22 ms
[2024-05-24 18:11:19] [INFO ] Implicit Places using invariants in 339 ms returned []
[2024-05-24 18:11:19] [INFO ] Invariant cache hit.
[2024-05-24 18:11:19] [INFO ] Implicit Places using invariants and state equation in 237 ms returned []
Implicit Place search using SMT with State Equation took 625 ms to find 0 implicit places.
Running 105 sub problems to find dead transitions.
[2024-05-24 18:11:19] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/113 variables, 3/3 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/113 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 2 (OVERLAPS) 5/118 variables, 5/8 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/118 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 4 (OVERLAPS) 110/228 variables, 118/126 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/228 variables, 0/126 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 6 (OVERLAPS) 0/228 variables, 0/126 constraints. Problems are: Problem set: 0 solved, 105 unsolved
No progress, stopping.
After SMT solving in domain Real declared 228/228 variables, and 126 constraints, problems are : Problem set: 0 solved, 105 unsolved in 3582 ms.
Refiners :[Generalized P Invariants (flows): 8/8 constraints, State Equation: 118/118 constraints, PredecessorRefiner: 105/105 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 105 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/113 variables, 3/3 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/113 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 2 (OVERLAPS) 5/118 variables, 5/8 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/118 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 4 (OVERLAPS) 110/228 variables, 118/126 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/228 variables, 105/231 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/228 variables, 0/231 constraints. Problems are: Problem set: 0 solved, 105 unsolved
At refinement iteration 7 (OVERLAPS) 0/228 variables, 0/231 constraints. Problems are: Problem set: 0 solved, 105 unsolved
No progress, stopping.
After SMT solving in domain Int declared 228/228 variables, and 231 constraints, problems are : Problem set: 0 solved, 105 unsolved in 6622 ms.
Refiners :[Generalized P Invariants (flows): 8/8 constraints, State Equation: 118/118 constraints, PredecessorRefiner: 105/105 constraints, Known Traps: 0/0 constraints]
After SMT, in 10364ms problems are : Problem set: 0 solved, 105 unsolved
Search for dead transitions found 0 dead transitions in 10389ms
Starting structural reductions in LTL mode, iteration 1 : 118/124 places, 110/111 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11106 ms. Remains : 118/124 places, 110/111 transitions.
Support contains 80 out of 118 places after structural reductions.
[2024-05-24 18:11:30] [INFO ] Flatten gal took : 48 ms
[2024-05-24 18:11:30] [INFO ] Flatten gal took : 18 ms
[2024-05-24 18:11:30] [INFO ] Input system was already deterministic with 110 transitions.
Support contains 79 out of 118 places (down from 80) after GAL structural reductions.
RANDOM walk for 40000 steps (360 resets) in 2019 ms. (19 steps per ms) remains 8/74 properties
BEST_FIRST walk for 40002 steps (107 resets) in 419 ms. (95 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (80 resets) in 239 ms. (166 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40002 steps (89 resets) in 154 ms. (258 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (104 resets) in 121 ms. (327 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40003 steps (102 resets) in 135 ms. (294 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (104 resets) in 80 ms. (493 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (108 resets) in 94 ms. (421 steps per ms) remains 8/8 properties
BEST_FIRST walk for 40004 steps (108 resets) in 83 ms. (476 steps per ms) remains 8/8 properties
[2024-05-24 18:11:31] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/25 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 1 (OVERLAPS) 83/108 variables, 8/8 constraints. Problems are: Problem set: 0 solved, 8 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/108 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 8 unsolved
Problem AtomicPropp0 is UNSAT
Problem AtomicPropp1 is UNSAT
Problem AtomicPropp22 is UNSAT
Problem AtomicPropp33 is UNSAT
Problem AtomicPropp35 is UNSAT
Problem AtomicPropp36 is UNSAT
Problem AtomicPropp41 is UNSAT
Problem AtomicPropp64 is UNSAT
After SMT solving in domain Real declared 218/228 variables, and 116 constraints, problems are : Problem set: 8 solved, 0 unsolved in 214 ms.
Refiners :[Generalized P Invariants (flows): 8/8 constraints, State Equation: 108/118 constraints, PredecessorRefiner: 8/8 constraints, Known Traps: 0/0 constraints]
After SMT, in 227ms problems are : Problem set: 8 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 8 atomic propositions for a total of 16 simplifications.
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 17 ms
[2024-05-24 18:11:31] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 12 ms
[2024-05-24 18:11:31] [INFO ] Input system was already deterministic with 110 transitions.
Support contains 70 out of 118 places (down from 75) after GAL structural reductions.
Computed a total of 118 stabilizing places and 110 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 118 transition count 110
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 1 formulas.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 30 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 9 ms
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 9 ms
[2024-05-24 18:11:31] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Reduce places removed 5 places and 5 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 43 transitions
Trivial Post-agglo rules discarded 43 transitions
Performed 43 trivial Post agglomeration. Transition count delta: 43
Iterating post reduction 0 with 43 rules applied. Total rules applied 43 place count 113 transition count 62
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 1 with 43 rules applied. Total rules applied 86 place count 70 transition count 62
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 91 place count 65 transition count 57
Iterating global reduction 2 with 5 rules applied. Total rules applied 96 place count 65 transition count 57
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 97 place count 65 transition count 56
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 98 place count 64 transition count 56
Applied a total of 98 rules in 26 ms. Remains 64 /118 variables (removed 54) and now considering 56/110 (removed 54) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 64/118 places, 56/110 transitions.
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 4 ms
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 5 ms
[2024-05-24 18:11:31] [INFO ] Input system was already deterministic with 56 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 11 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 9 ms
[2024-05-24 18:11:31] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 7 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:31] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Reduce places removed 4 places and 4 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 114 transition count 70
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 78 transition count 70
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 76 place count 74 transition count 66
Iterating global reduction 2 with 4 rules applied. Total rules applied 80 place count 74 transition count 66
Applied a total of 80 rules in 10 ms. Remains 74 /118 variables (removed 44) and now considering 66/110 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 74/118 places, 66/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 4 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 5 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 7 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 9 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Reduce places removed 5 places and 5 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 46 transitions
Trivial Post-agglo rules discarded 46 transitions
Performed 46 trivial Post agglomeration. Transition count delta: 46
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 113 transition count 59
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 1 with 46 rules applied. Total rules applied 92 place count 67 transition count 59
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 97 place count 62 transition count 54
Iterating global reduction 2 with 5 rules applied. Total rules applied 102 place count 62 transition count 54
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 103 place count 62 transition count 53
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 104 place count 61 transition count 53
Applied a total of 104 rules in 10 ms. Remains 61 /118 variables (removed 57) and now considering 53/110 (removed 57) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 61/118 places, 53/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 3 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 4 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 53 transitions.
RANDOM walk for 154 steps (0 resets) in 5 ms. (25 steps per ms) remains 0/1 properties
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Reduce places removed 5 places and 5 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 46 transitions
Trivial Post-agglo rules discarded 46 transitions
Performed 46 trivial Post agglomeration. Transition count delta: 46
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 113 transition count 59
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 1 with 46 rules applied. Total rules applied 92 place count 67 transition count 59
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 97 place count 62 transition count 54
Iterating global reduction 2 with 5 rules applied. Total rules applied 102 place count 62 transition count 54
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 103 place count 62 transition count 53
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 104 place count 61 transition count 53
Applied a total of 104 rules in 10 ms. Remains 61 /118 variables (removed 57) and now considering 53/110 (removed 57) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 61/118 places, 53/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 4 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 4 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 53 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 13 place count 110 transition count 102
Iterating global reduction 0 with 3 rules applied. Total rules applied 16 place count 110 transition count 102
Applied a total of 16 rules in 6 ms. Remains 110 /118 variables (removed 8) and now considering 102/110 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 110/118 places, 102/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 13 place count 110 transition count 102
Iterating global reduction 0 with 3 rules applied. Total rules applied 16 place count 110 transition count 102
Applied a total of 16 rules in 6 ms. Remains 110 /118 variables (removed 8) and now considering 102/110 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 110/118 places, 102/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 7 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 113 transition count 105
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 113 transition count 105
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 14 place count 109 transition count 101
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 109 transition count 101
Applied a total of 18 rules in 6 ms. Remains 109 /118 variables (removed 9) and now considering 101/110 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 109/118 places, 101/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 6 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 115 transition count 107
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 115 transition count 107
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 7 place count 114 transition count 106
Iterating global reduction 0 with 1 rules applied. Total rules applied 8 place count 114 transition count 106
Applied a total of 8 rules in 7 ms. Remains 114 /118 variables (removed 4) and now considering 106/110 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 114/118 places, 106/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 106 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 114 transition count 106
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 114 transition count 106
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 11 place count 111 transition count 103
Iterating global reduction 0 with 3 rules applied. Total rules applied 14 place count 111 transition count 103
Applied a total of 14 rules in 7 ms. Remains 111 /118 variables (removed 7) and now considering 103/110 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 111/118 places, 103/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 12 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 103 transitions.
Starting structural reductions in LTL mode, iteration 0 : 118/118 places, 110/110 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 115 transition count 107
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 115 transition count 107
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 8 place count 113 transition count 105
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 113 transition count 105
Applied a total of 10 rules in 6 ms. Remains 113 /118 variables (removed 5) and now considering 105/110 (removed 5) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 113/118 places, 105/110 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 8 ms
[2024-05-24 18:11:32] [INFO ] Input system was already deterministic with 105 transitions.
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Flatten gal took : 7 ms
[2024-05-24 18:11:32] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2024-05-24 18:11:32] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 118 places, 110 transitions and 330 arcs took 3 ms.
Total runtime 14214 ms.
There are residual formulas that ITS could not solve within timeout
----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2023
----------------------------------------------------------------------

Running HirschbergSinclair-PT-05

IS_COLORED=
IS_NUPN=

LOADING PETRI NET FILE /home/mcc/execution/414/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 118
TRANSITIONS: 110
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.004s, Sys 0.000s]


SAVING FILE /home/mcc/execution/414/model (.net / .def) ...
EXPORT TIME: [User 0.000s, Sys 0.000s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2022, University of Torino, Italy.
website: https://github.com/greatspn/SOURCES

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 547
MODEL NAME: /home/mcc/execution/414/model
118 places, 110 transitions.

Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Building monolithic NSF...
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-05 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-08 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-04 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-06 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2024-09 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-12 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-13 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-14 CANNOT_COMPUTE
FORMULA HirschbergSinclair-PT-05-CTLFireability-2023-15 CANNOT_COMPUTE
Ok.
EXITCODE: 0
----------------------------------------------------------------------

BK_STOP 1716575378133

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

MEDDLY ERROR: Insufficient memory

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is HirschbergSinclair-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r201-smll-171649586500058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-05.tgz
mv HirschbergSinclair-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;