About the Execution of LoLA for GlobalResAllocation-PT-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9607.955 | 729623.00 | 1382480.00 | 1664.00 | FFTFTFFFFFFFFFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605800692.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605800692
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 194M
-rw-r--r-- 1 mcc users 30K Apr 12 14:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 12 14:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6M Apr 12 14:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 24M Apr 12 14:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 16K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5M Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 14M Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 78K Apr 12 22:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 403K Apr 12 22:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19M Apr 12 21:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74M Apr 12 21:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.2K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 55M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-00
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-01
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-02
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-03
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-04
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-05
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-06
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-07
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-08
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-09
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-10
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-11
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-12
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-13
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-14
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717080463184
FORMULA GlobalResAllocation-PT-05-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mGlobalResAllocation-PT-05-LTLFireability-15: LTL unknown AGGR[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 729 secs. Pages in use: 154
BK_STOP 1717081192807
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 GlobalResAllocation-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 GlobalResAllocation-PT-05-LTLFireability-14
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 22 GlobalResAllocation-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1617
[[35mlola[0m][I] fired transitions : 3460
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 GlobalResAllocation-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 158 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 GlobalResAllocation-PT-05-LTLFireability-00
[[35mlola[0m][I] time limit : 166 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 22 GlobalResAllocation-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 185 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for GlobalResAllocation-PT-05-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 GlobalResAllocation-PT-05-LTLFireability-15
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for GlobalResAllocation-PT-05-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 4/222 2/2000 GlobalResAllocation-PT-05-LTLFireability-15 236620 m, 47324 m/sec, 536216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 9/238 4/2000 GlobalResAllocation-PT-05-LTLFireability-15 503609 m, 53397 m/sec, 1171096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 14/256 6/2000 GlobalResAllocation-PT-05-LTLFireability-15 766982 m, 52674 m/sec, 1833740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 19/256 7/2000 GlobalResAllocation-PT-05-LTLFireability-15 1037342 m, 54072 m/sec, 2542443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 24/277 9/2000 GlobalResAllocation-PT-05-LTLFireability-15 1307462 m, 54024 m/sec, 3289066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 29/277 11/2000 GlobalResAllocation-PT-05-LTLFireability-15 1578526 m, 54212 m/sec, 4051368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 34/277 13/2000 GlobalResAllocation-PT-05-LTLFireability-15 1850289 m, 54352 m/sec, 4837248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 39/277 15/2000 GlobalResAllocation-PT-05-LTLFireability-15 2120050 m, 53952 m/sec, 5647703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 44/277 17/2000 GlobalResAllocation-PT-05-LTLFireability-15 2390117 m, 54013 m/sec, 6478051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 49/277 18/2000 GlobalResAllocation-PT-05-LTLFireability-15 2659085 m, 53793 m/sec, 7324045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 54/277 20/2000 GlobalResAllocation-PT-05-LTLFireability-15 2927213 m, 53625 m/sec, 8171517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 59/277 22/2000 GlobalResAllocation-PT-05-LTLFireability-15 3196998 m, 53957 m/sec, 9036440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 64/277 24/2000 GlobalResAllocation-PT-05-LTLFireability-15 3466329 m, 53866 m/sec, 9908418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 69/277 26/2000 GlobalResAllocation-PT-05-LTLFireability-15 3735165 m, 53767 m/sec, 10783780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 74/277 27/2000 GlobalResAllocation-PT-05-LTLFireability-15 4004109 m, 53788 m/sec, 11680791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 79/277 29/2000 GlobalResAllocation-PT-05-LTLFireability-15 4274510 m, 54080 m/sec, 12578129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 84/277 31/2000 GlobalResAllocation-PT-05-LTLFireability-15 4544479 m, 53993 m/sec, 13480119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 89/277 33/2000 GlobalResAllocation-PT-05-LTLFireability-15 4813815 m, 53867 m/sec, 14384287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 94/277 35/2000 GlobalResAllocation-PT-05-LTLFireability-15 5083974 m, 54031 m/sec, 15295107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 99/277 36/2000 GlobalResAllocation-PT-05-LTLFireability-15 5356579 m, 54521 m/sec, 16212444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 104/277 38/2000 GlobalResAllocation-PT-05-LTLFireability-15 5626049 m, 53894 m/sec, 17124644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 109/277 40/2000 GlobalResAllocation-PT-05-LTLFireability-15 5898267 m, 54443 m/sec, 18046554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 114/277 42/2000 GlobalResAllocation-PT-05-LTLFireability-15 6168501 m, 54046 m/sec, 18967034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 119/277 44/2000 GlobalResAllocation-PT-05-LTLFireability-15 6437510 m, 53801 m/sec, 19893061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 124/277 45/2000 GlobalResAllocation-PT-05-LTLFireability-15 6707343 m, 53966 m/sec, 20828686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 129/277 47/2000 GlobalResAllocation-PT-05-LTLFireability-15 6974371 m, 53405 m/sec, 21774759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 134/277 49/2000 GlobalResAllocation-PT-05-LTLFireability-15 7241408 m, 53407 m/sec, 22723873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 139/277 51/2000 GlobalResAllocation-PT-05-LTLFireability-15 7506670 m, 53052 m/sec, 23674779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 144/277 53/2000 GlobalResAllocation-PT-05-LTLFireability-15 7771151 m, 52896 m/sec, 24630377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 149/277 54/2000 GlobalResAllocation-PT-05-LTLFireability-15 8033585 m, 52486 m/sec, 25585634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 154/277 56/2000 GlobalResAllocation-PT-05-LTLFireability-15 8298688 m, 53020 m/sec, 26543066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 159/277 58/2000 GlobalResAllocation-PT-05-LTLFireability-15 8561443 m, 52551 m/sec, 27503588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 164/277 60/2000 GlobalResAllocation-PT-05-LTLFireability-15 8827494 m, 53210 m/sec, 28461835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 169/277 61/2000 GlobalResAllocation-PT-05-LTLFireability-15 9088113 m, 52123 m/sec, 29439431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 174/277 63/2000 GlobalResAllocation-PT-05-LTLFireability-15 9348437 m, 52064 m/sec, 30411654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 179/277 65/2000 GlobalResAllocation-PT-05-LTLFireability-15 9609550 m, 52222 m/sec, 31390324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 184/277 67/2000 GlobalResAllocation-PT-05-LTLFireability-15 9870007 m, 52091 m/sec, 32373153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 189/277 68/2000 GlobalResAllocation-PT-05-LTLFireability-15 10127193 m, 51437 m/sec, 33365733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 194/277 70/2000 GlobalResAllocation-PT-05-LTLFireability-15 10381870 m, 50935 m/sec, 34361187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 199/277 72/2000 GlobalResAllocation-PT-05-LTLFireability-15 10638939 m, 51413 m/sec, 35355362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 204/277 73/2000 GlobalResAllocation-PT-05-LTLFireability-15 10894839 m, 51180 m/sec, 36357769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 209/277 75/2000 GlobalResAllocation-PT-05-LTLFireability-15 11148661 m, 50764 m/sec, 37361051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 214/277 77/2000 GlobalResAllocation-PT-05-LTLFireability-15 11401704 m, 50608 m/sec, 38376560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 219/277 78/2000 GlobalResAllocation-PT-05-LTLFireability-15 11651822 m, 50023 m/sec, 39389716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 224/277 80/2000 GlobalResAllocation-PT-05-LTLFireability-15 11903110 m, 50257 m/sec, 40416320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 229/277 82/2000 GlobalResAllocation-PT-05-LTLFireability-15 12153908 m, 50159 m/sec, 41445895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 234/277 83/2000 GlobalResAllocation-PT-05-LTLFireability-15 12404147 m, 50047 m/sec, 42480325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 239/277 85/2000 GlobalResAllocation-PT-05-LTLFireability-15 12653413 m, 49853 m/sec, 43512961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 244/277 87/2000 GlobalResAllocation-PT-05-LTLFireability-15 12905092 m, 50335 m/sec, 44554706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 249/277 88/2000 GlobalResAllocation-PT-05-LTLFireability-15 13153595 m, 49700 m/sec, 45602563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 254/277 90/2000 GlobalResAllocation-PT-05-LTLFireability-15 13400674 m, 49415 m/sec, 46652347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 259/277 92/2000 GlobalResAllocation-PT-05-LTLFireability-15 13648777 m, 49620 m/sec, 47712015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 264/277 93/2000 GlobalResAllocation-PT-05-LTLFireability-15 13898118 m, 49868 m/sec, 48766736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 269/277 95/2000 GlobalResAllocation-PT-05-LTLFireability-15 14144318 m, 49240 m/sec, 49839791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 274/277 97/2000 GlobalResAllocation-PT-05-LTLFireability-15 14388342 m, 48804 m/sec, 50910772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 GlobalResAllocation-PT-05-LTLFireability-11
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 GlobalResAllocation-PT-05-LTLFireability-15
[[35mlola[0m][I] time limit : 3053 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/277 2/5 GlobalResAllocation-PT-05-LTLFireability-15 257280 m, -2826212 m/sec, 585585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/277 4/5 GlobalResAllocation-PT-05-LTLFireability-15 525131 m, 53570 m/sec, 1225243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-07: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 GlobalResAllocation-PT-05-LTLFireability-09
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 GlobalResAllocation-PT-05-LTLFireability-07
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-LTLFireability-05
[[35mlola[0m][I] time limit : 433 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 GlobalResAllocation-PT-05-LTLFireability-04
[[35mlola[0m][I] time limit : 505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 2/505 0/2000 GlobalResAllocation-PT-05-LTLFireability-04 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 7/505 1/2000 GlobalResAllocation-PT-05-LTLFireability-04 706 m, 141 m/sec, 1011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1926
[[35mlola[0m][I] fired transitions : 26075
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 GlobalResAllocation-PT-05-LTLFireability-03
[[35mlola[0m][I] time limit : 604 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 GlobalResAllocation-PT-05-LTLFireability-08
[[35mlola[0m][I] time limit : 755 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 GlobalResAllocation-PT-05-LTLFireability-12
[[35mlola[0m][I] time limit : 1007 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 GlobalResAllocation-PT-05-LTLFireability-13
[[35mlola[0m][I] time limit : 1511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 0/1511 1/2000 GlobalResAllocation-PT-05-LTLFireability-13 4 m, 0 m/sec, 3 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 GlobalResAllocation-PT-05-LTLFireability-02
[[35mlola[0m][I] time limit : 3023 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for GlobalResAllocation-PT-05-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 14:59:52] [status_logger] string pointer is null
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605800692"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;